blob: e8dc2009c71b705b4369a6c8cf83024a18c611d5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_KAANAPALI_H
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_KAANAPALI_H
/* GPU_CC clocks */
#define GPU_CC_AHB_CLK 0
#define GPU_CC_CB_CLK 1
#define GPU_CC_CX_ACCU_SHIFT_CLK 2
#define GPU_CC_CX_GMU_CLK 3
#define GPU_CC_CXO_AON_CLK 4
#define GPU_CC_CXO_CLK 5
#define GPU_CC_DEMET_CLK 6
#define GPU_CC_DPM_CLK 7
#define GPU_CC_FF_CLK_SRC 8
#define GPU_CC_FREQ_MEASURE_CLK 9
#define GPU_CC_GMU_CLK_SRC 10
#define GPU_CC_GPU_SMMU_VOTE_CLK 11
#define GPU_CC_GX_ACCU_SHIFT_CLK 12
#define GPU_CC_GX_GMU_CLK 13
#define GPU_CC_HUB_AON_CLK 14
#define GPU_CC_HUB_CLK_SRC 15
#define GPU_CC_HUB_CX_INT_CLK 16
#define GPU_CC_HUB_DIV_CLK_SRC 17
#define GPU_CC_MEMNOC_GFX_CLK 18
#define GPU_CC_PLL0 19
#define GPU_CC_PLL0_OUT_EVEN 20
#define GPU_CC_RSCC_HUB_AON_CLK 21
#define GPU_CC_RSCC_XO_AON_CLK 22
#define GPU_CC_SLEEP_CLK 23
/* GPU_CC power domains */
#define GPU_CC_CX_GDSC 0
/* GPU_CC resets */
#define GPU_CC_CB_BCR 0
#define GPU_CC_CX_BCR 1
#define GPU_CC_FAST_HUB_BCR 2
#define GPU_CC_FF_BCR 3
#define GPU_CC_GMU_BCR 4
#define GPU_CC_GX_BCR 5
#define GPU_CC_XO_BCR 6
#endif
|
