summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorPankaj Bharadiya <pankaj.laxminarayan.bharadiya@intel.com>2020-01-28 23:45:56 +0530
committerJani Nikula <jani.nikula@intel.com>2020-02-04 10:53:06 +0200
commitb0b2ed0c63a73245eb620f1ef476528ac44a4c55 (patch)
tree1cf459b8077db015c6ce93890c53b724277a1930 /tools/perf/scripts/python
parent10d4e146aff9bba4e1c31c8f55eddaaa4f382643 (diff)
downloadkernel-b0b2ed0c63a73245eb620f1ef476528ac44a4c55.tar.gz
drm/i915/display/overlay: Make WARN* drm specific where drm_priv ptr is available
drm specific WARN* calls include device information in the backtrace, so we know what device the warnings originate from. Covert all the calls of WARN* with device specific drm_WARN* variants in functions where drm_i915_private struct pointer is readily available. The conversion was done automatically with below coccinelle semantic patch. @rule1@ identifier func, T; @@ func(...) { ... struct drm_i915_private *T = ...; <+... ( -WARN( +drm_WARN(&T->drm, ...) | -WARN_ON( +drm_WARN_ON(&T->drm, ...) | -WARN_ONCE( +drm_WARN_ONCE(&T->drm, ...) | -WARN_ON_ONCE( +drm_WARN_ON_ONCE(&T->drm, ...) ) ...+> } @rule2@ identifier func, T; @@ func(struct drm_i915_private *T,...) { <+... ( -WARN( +drm_WARN(&T->drm, ...) | -WARN_ON( +drm_WARN_ON(&T->drm, ...) | -WARN_ONCE( +drm_WARN_ONCE(&T->drm, ...) | -WARN_ON_ONCE( +drm_WARN_ON_ONCE(&T->drm, ...) ) ...+> } Signed-off-by: Pankaj Bharadiya <pankaj.laxminarayan.bharadiya@intel.com> Signed-off-by: Jani Nikula <jani.nikula@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20200128181603.27767-15-pankaj.laxminarayan.bharadiya@intel.com
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions
32694'>spi: pxa2xx: Add support for Intel CannonlakeJarkko Nikula 2017-01-04spi: pxa2xx: fix indentation of the comments in headerAndy Shevchenko 2016-09-12spi: pxa2xx: Default thresholds to PXA configurationAndy Shevchenko 2016-02-09spi: pxa2xx: Add support for both chip selects on Intel BraswellMika Westerberg 2015-10-30spi: pxa2xx: Add support for Intel BroxtonJarkko Nikula 2015-07-31spi: pxa2xx: Add support for Intel SunrisepointJarkko Nikula 2015-06-05spi: pxa2xx: Prepare for new Intel LPSS SPI typeJarkko Nikula 2015-06-05spi: pxa2xx: Differentiate Intel LPSS typesJarkko Nikula 2014-12-22spi: pxa2xx: Add definition for Intel Quark DDS_RATE registerJarkko Nikula 2014-11-26spi: spi-pxa2xx: SPI support for Intel Quark X1000Weike Chen 2014-03-21ARM: pxa: fix pxa_ssp_* declarationsArnd Bergmann 2013-08-14ARM: pxa: ssp: add pxa_ssp_request_of()Daniel Mack 2013-02-08spi/pxa2xx: add support for Intel Low Power Subsystem SPIMika Westerberg 2013-01-08spi/pxa2xx: embed the ssp_device to platform dataMika Westerberg 2012-06-11ASoC: fix pxa-ssp compiling issue under mach-mmpQiao Zhou 2012-06-11ARM: MMP: add pxa910-ssp into ssp_id_tableQiao Zhou 2011-03-31Fix common misspellingsLucas De Marchi 2010-12-02spi/pxa2xx: Add chipselect support for SodavilleSebastian Andrzej Siewior 2010-12-01spi/pxa2xx: Consider CE4100's FIFO depthSebastian Andrzej Siewior 2010-12-01arm/pxa2xx: reorgazine SSP and SPI header filesSebastian Andrzej Siewior