summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorMark Rutland <mark.rutland@arm.com>2025-11-03 16:04:17 +0000
committerCatalin Marinas <catalin.marinas@arm.com>2025-11-07 20:00:49 +0000
commita7717cad615f2b169ccca93418a07eaa526b4a1a (patch)
treec4dc19fe1d1697b56190e215589cb8205383fe48 /tools/perf/scripts/python/stackcollapse.py
parent3a8660878839faadb4f1a6dd72c3179c1df56787 (diff)
downloadkernel-a7717cad615f2b169ccca93418a07eaa526b4a1a.tar.gz
kselftest/arm64: Align zt-test register dumps
The zt-test output is awkward to read, as the 'Expected' value isn't dumped on its own line and isn't aligned with the 'Got' value beneath. For example: Mismatch: PID=5281, iteration=3270249 Expected [00a1146901a1146902a1146903a1146904a1146905a1146906a1146907a1146908a1146909a114690aa114690ba114690ca114690da114690ea114690fa11469] Got [00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000] SVCR: 2 Add a newline, matching the other FPSIMD/SVE/SME tests, so that we get output that can be read more easily: Mismatch: PID=5281, iteration=3270249 Expected [00a1146901a1146902a1146903a1146904a1146905a1146906a1146907a1146908a1146909a114690aa114690ba114690ca114690da114690ea114690fa11469] Got [00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000] SVCR: 2 Admittedly this isn't all that important when the 'Got' value is all zeroes, but otherwise this would be a major help for identifying which portion of the 'Got' value is not as expected. Signed-off-by: Mark Rutland <mark.rutland@arm.com> Cc: Mark Brown <broonie@kernel.org> Cc: Shuah Khan <shuah@kernel.org> Cc: Will Deacon <will@kernel.org> Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kselftest@vger.kernel.org Reviewed-by: Mark Brown <broonie@kernel.org> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions
/drivers/gpu/drm/i915/gt/intel_rps.c?h=master&id=44df42e66139b5fac8db49ee354be279210f9816'>drm/i915/pmu: Use functions common with sysfs to read actual freqAshutosh Dixit 2023-02-15drm/i915: move memory frequency detection to intel_dram.cJani Nikula 2023-01-25drm/i915/display: add intel_display_limits.h for key enumsJani Nikula 2022-11-17drm/i915/mtl: Modify CAGF functions for MTLBadal Nilawar 2022-11-17drm/i915: Use GEN12_RPSTAT register for GT freqDon Hiatt 2022-11-17drm/i915/rps: Prefer REG_FIELD_GET in intel_rps_get_cagfAshutosh Dixit 2022-11-10drm/i915: Partial abandonment of legacy DRM logging macrosTvrtko Ursulin 2022-10-26drm/i915/slpc: Optmize waitboost for SLPCVinay Belgaumkar 2022-10-24drm/i915/gt: use intel_uncore_rmw when appropriateAndrzej Hajda 2022-10-10drm/i915/slpc: Update the frequency debugfsVinay Belgaumkar 2022-10-10drm/i915: Add a wrapper for frequency debugfsVinay Belgaumkar 2022-09-16drm/i915/rps: Freq caps for MTLAshutosh Dixit 2022-09-12drm/i915/mtl: Use primary GT's irq lock for media GTMatt Roper 2022-09-06drm/i915: Don't try to disable host RPS when this was never enabled.Rodrigo Vivi 2022-09-01drm/i915/slpc: Let's fix the PCODE min freq table setup for SLPCRodrigo Vivi 2022-08-24drm/i915/guc/slpc: Allow SLPC to use efficient frequencyVinay Belgaumkar 2022-07-19drm/i915/gt: Expose per-gt RPS defaults in sysfsAshutosh Dixit 2022-05-23Merge tag 'drm-intel-next-2022-05-20' of git://anongit.freedesktop.org/drm/dr...Tvrtko Ursulin 2022-05-20drm/i915/pcode: Extend pcode functions for multiple gt'sAshutosh Dixit 2022-05-10drm/i915/pvc: Read correct RP_STATE_CAP registerMatt Roper 2022-04-21Merge drm/drm-next into drm-intel-gt-nextRodrigo Vivi 2022-04-11Merge drm/drm-next into drm-intel-nextJani Nikula 2022-04-07drm/i915/rps: Centralize computation of freq capsAshutosh Dixit 2022-03-21drm/i915/gt: Add sysfs throttle frequency interfacesSujaritha Sundaresan 2022-03-02drm/i915: Use str_yes_no()Lucas De Marchi 2022-02-25Merge drm/drm-next into drm-intel-gt-nextTvrtko Ursulin 2022-02-23drm/i915/rps/tgl+: Remove RPS interrupt supportJosé Roberto de Souza 2022-02-16drm/i915: Move MCHBAR registers to their own headerMatt Roper 2022-02-02drm/i915: Move GT registers to their own header fileMatt Roper 2022-01-31Merge drm/drm-next into drm-intel-nextRodrigo Vivi 2022-01-13drm/i915/pcode: rename sandybridge_pcode_* to snb_pcode_*Jani Nikula 2022-01-05drm/i915: stop including i915_irq.h from i915_drv.hJani Nikula 2021-12-21drm/i915/guc: Request RP0 before loading firmwareVinay Belgaumkar 2021-12-17drm/i915/gt: Use to_gt() helperMichał Winiarski