summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorIvaylo Ivanov <ivo.ivanov.ivanov1@gmail.com>2025-08-15 10:04:59 +0300
committerKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>2025-08-30 10:55:43 +0200
commit0dff00633bbc8566fed6483daddddfa0dfdcf83a (patch)
tree4957ef84cb1e07cbbe44f8bbce4c676701a809f3 /tools/perf/scripts/python/stackcollapse.py
parentad8ea30db80f825215d071370989b8ac45298a1a (diff)
downloadkernel-0dff00633bbc8566fed6483daddddfa0dfdcf83a.tar.gz
arm64: dts: exynos2200: increase the size of all syscons
As IP cores are aligned by 0x10000, increase the size of all system register instances to the maximum (0x10000) to allow using accessing registers over the currently set limit. Suggested-by: Sam Protsenko <semen.protsenko@linaro.org> Signed-off-by: Ivaylo Ivanov <ivo.ivanov.ivanov1@gmail.com> Reviewed-by: Sam Protsenko <semen.protsenko@linaro.org> Link: https://lore.kernel.org/r/20250815070500.3275491-4-ivo.ivanov.ivanov1@gmail.com Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions
KVM: arm/arm64: Separate guest and uaccess writes to dist {sc}activeChristoffer Dall 2017-05-23KVM: arm/arm64: Allow GICv2 to supply a uaccess register functionChristoffer Dall 2017-04-04KVM: arm/arm64: vgic: Fix GICC_PMR uaccess on GICv3 and clarify ABIChristoffer Dall 2017-01-30KVM: arm/arm64: vgic: Introduce VENG0 and VENG1 fields to vmcr structVijaya Kumar K 2017-01-30KVM: arm/arm64: vgic: Add distributor and redistributor accessVijaya Kumar K 2017-01-30KVM: arm/arm64: vgic: Implement support for userspace accessVijaya Kumar K 2017-01-25KVM: arm/arm64: Remove struct vgic_irq pending fieldChristoffer Dall 2016-12-09KVM: arm/arm64: vgic-v2: Limit ITARGETSR bits to number of VCPUsAndre Przywara