summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/sctop.py
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2025-07-31 16:12:16 -0500
committerBjorn Helgaas <bhelgaas@google.com>2025-07-31 16:12:16 -0500
commit90eb421c46fd7e31f03b4e5f8a36eb81ca3f42bb (patch)
tree00d551cc35283b364b1d859599d9b93b8a95e648 /tools/perf/scripts/python/sctop.py
parent81b3be6cc58a43c9272ca94c9c0f1ce38b3107cb (diff)
parent114b06ee108cabc82b995fbac6672230a9776936 (diff)
downloadkernel-90eb421c46fd7e31f03b4e5f8a36eb81ca3f42bb.tar.gz
Merge branch 'pci/controller/rockchip'
- Drop unused PCIe Message routing and code definitions (Hans Zhang) - Use standard PCIe config register definitions instead of rockchip-specific redefinitions (Geraldo Nascimento) - Set Target Link Speed to 5.0 GT/s before retraining so we have a chance to train at a higher speed (Geraldo Nascimento) * pci/controller/rockchip: PCI: rockchip: Set Target Link Speed to 5.0 GT/s before retraining PCI: rockchip: Use standard PCIe definitions PCI: rockchip: Remove redundant PCIe message routing definitions
Diffstat (limited to 'tools/perf/scripts/python/sctop.py')
0 files changed, 0 insertions, 0 deletions
ux-6.12.y&id=0e634efd858e0e9331ea037e1a142e34a446e9e3'>drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/Ville Syrjälä 2020-10-12drm/i915: Switch to LTTPR non-transparent mode link trainingImre Deak 2020-10-12drm/i915: Simplify the link training functionsImre Deak 2020-10-09drm/i915: Wait for eDP panel power cycle delay on reboot on all platformsVille Syrjälä 2020-10-06drm/i915: Add an encoder hook to sanitize its state during init/resumeImre Deak 2020-10-06drm/i915: Move the initial fastset commit check to encoder hooksImre Deak 2020-10-01drm/i915: Plumb crtc_state to link trainingVille Syrjälä 2020-10-01drm/i915: Make intel_dp_process_phy_request() staticVille Syrjälä 2020-09-24drm/i915: Decouple intel_dp_{min,output}_bpp() from crtc_stateVille Syrjälä 2020-09-17drm/i915: Configure DP 1.3+ protocol converted HDMI modeVille Syrjälä 2020-09-11Merge drm/drm-next into drm-intel-next-queuedRodrigo Vivi 2020-09-01drm/i915: Factor out HDCP shim functions from dp for use by dp_mstSean Paul 2020-09-01drm/i915: Use ddi_update_pipe in intel_dp_mstSean Paul 2020-08-31drm/i915/dp: Extract drm_dp_read_dpcd_caps()Lyude Paul 2020-08-27drm/i915/display: Disable DRRS when needed in fastsetsJosé Roberto de Souza 2020-07-02drm/i915/display: prefer dig_port to reference intel_digital_portLucas De Marchi 2020-06-03drm/i915: Add {preemph,voltage}_max() vfuncsVille Syrjälä 2020-05-14drm/i915/dp: Add compute routine for DP PSR VSC SDPGwan-gyeong Mun 2020-05-14drm/i915: Program DP SDPs with computed configsGwan-gyeong Mun 2020-05-14drm/i915/dp: Read out DP SDPsGwan-gyeong Mun 2020-04-16Merge tag 'topic/phy-compliance-2020-04-08' of git://anongit.freedesktop.org/...Joonas Lahtinen 2020-04-08drm/i915/dp: Program vswing, pre-emphasis, test-patternAnimesh Manna 2020-03-20drm/i915/dp: Add writing of DP SDPsGwan-gyeong Mun 2020-02-27drm/i915: significantly reduce the use of <drm/i915_drm.h>Jani Nikula 2019-10-15drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static MetadataGwan-gyeong Mun 2019-10-15drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSAGwan-gyeong Mun 2019-10-15drm/i915/dp: Extend program of VSC Header and DB for Colorimetry FormatGwan-gyeong Mun 2019-09-25drm/i915/dp: Fix dsc bpp calculations, v5.Maarten Lankhorst