summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/libxed.py
diff options
context:
space:
mode:
authorMathieu Desnoyers <mathieu.desnoyers@efficios.com>2023-06-27 11:29:21 -0400
committerShuah Khan <skhan@linuxfoundation.org>2023-08-08 14:42:01 -0600
commitd6aaa23a2b33d81502e18dfe25ee1847b76b7bf6 (patch)
tree8e9d4dce56678e2f5f881ab1b8308796573465e3 /tools/perf/scripts/python/libxed.py
parentc0d87e43a6627b7ef3dcaf4ac5fb9996e3ac31a9 (diff)
downloadkernel-d6aaa23a2b33d81502e18dfe25ee1847b76b7bf6.tar.gz
selftests/rseq: Implement rseq_unqual_scalar_typeof
Allow defining variables and perform cast with a typeof which removes the volatile and const qualifiers. This prevents declaring a stack variable with a volatile qualifier within a macro, which would generate sub-optimal assembler. This is imported from the "librseq" project. Signed-off-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com> Signed-off-by: Shuah Khan <skhan@linuxfoundation.org>
Diffstat (limited to 'tools/perf/scripts/python/libxed.py')
0 files changed, 0 insertions, 0 deletions
11:45:19 -0800'>2012-11-21CLK: SPEAr: Fix dev_id & con_id for multiple clocksRajeev Kumar 2012-11-15clk: spear: Add stub functions for spear3[0|1|2]0_clk_init()Axel Lin 2012-10-29clk: SPEAr: Vco-pll: Fix compilation warningViresh Kumar 2012-07-18Clk: SPEAr1340: Update sys clock parent arrayVipul Kumar Samar 2012-07-18clk: SPEAr1340: Fix clk enable register for uart1 and i2c1.Vipul Kumar Samar 2012-07-18Clk:spear6xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar 2012-07-18Clk:spear3xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar 2012-07-18clk:spear1310:Fix: Rename clk ids within predefined limitVipul Kumar Samar 2012-07-18clk:spear1340:Fix: Rename clk ids within predefined limitVipul Kumar Samar 2012-06-25clk: SPEAr600: Fix ethernet clock name for DT based probingStefan Roese 2012-06-20Viresh has movedViresh Kumar 2012-05-14SPEAr13xx: Add common clock framework supportViresh Kumar 2012-05-12SPEAr: Switch to common clock frameworkViresh Kumar 2012-05-12SPEAr: clk: Add General Purpose Timer Synthesizer clockViresh Kumar 2012-05-12SPEAr: clk: Add Fractional Synthesizer clockViresh Kumar 2012-05-12SPEAr: clk: Add Auxiliary Synthesizer clockViresh Kumar 2012-05-12SPEAr: clk: Add VCO-PLL Synthesizer clockViresh Kumar