diff options
| author | Robert Bragg <robert@sixbynine.org> | 2017-02-12 13:32:52 +0000 |
|---|---|---|
| committer | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2017-02-14 22:29:28 +0200 |
| commit | 9cc19733fd7c83ac0577f2b80121dae3c289351b (patch) | |
| tree | 47d62de3114f3f269a6b5c7991acf5db659ab5e4 /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | a937eaf8242a44f402f63a8ed135026bdc2ab0e9 (diff) | |
| download | kernel-9cc19733fd7c83ac0577f2b80121dae3c289351b.tar.gz | |
drm/i915: fix for WaDisableDopClockGating:bdw
This workaround for BDW was incomplete as it also requires EUTC clock
gating to be disabled via UCGCTL1.
v2: read modify write UCGTL1 in broadwell_init_clock_gating (Ville)
Signed-off-by: Robert Bragg <robert@sixbynine.org>
Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/20170212133252.20990-1-robert@sixbynine.org
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions