diff options
| author | Jan Beulich <JBeulich@suse.com> | 2018-07-02 04:31:54 -0600 |
|---|---|---|
| committer | Ingo Molnar <mingo@kernel.org> | 2018-07-03 09:59:29 +0200 |
| commit | a7bea8308933aaeea76dad7d42a6e51000417626 (patch) | |
| tree | 66116addaa65ed59f9b8685911571fdeeb7df6f5 /scripts/const_structs.checkpatch | |
| parent | c5fcdbf15523f6bbbaeb822e3be6003e60f9d3b7 (diff) | |
| download | kernel-a7bea8308933aaeea76dad7d42a6e51000417626.tar.gz | |
x86/asm/64: Use 32-bit XOR to zero registers
Some Intel CPUs don't recognize 64-bit XORs as zeroing idioms. Zeroing
idioms don't require execution bandwidth, as they're being taken care
of in the frontend (through register renaming). Use 32-bit XORs instead.
Signed-off-by: Jan Beulich <jbeulich@suse.com>
Cc: Alok Kataria <akataria@vmware.com>
Cc: Andy Lutomirski <luto@kernel.org>
Cc: Borislav Petkov <bp@alien8.de>
Cc: Brian Gerst <brgerst@gmail.com>
Cc: Denys Vlasenko <dvlasenk@redhat.com>
Cc: H. Peter Anvin <hpa@zytor.com>
Cc: Josh Poimboeuf <jpoimboe@redhat.com>
Cc: Juergen Gross <jgross@suse.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: davem@davemloft.net
Cc: herbert@gondor.apana.org.au
Cc: pavel@ucw.cz
Cc: rjw@rjwysocki.net
Link: http://lkml.kernel.org/r/5B39FF1A02000078001CFB54@prv1-mh.provo.novell.com
Signed-off-by: Ingo Molnar <mingo@kernel.org>
Diffstat (limited to 'scripts/const_structs.checkpatch')
0 files changed, 0 insertions, 0 deletions