summaryrefslogtreecommitdiff
path: root/include/linux/console_struct.h
diff options
context:
space:
mode:
authorAdam Jackson <ajax@redhat.com>2008-10-16 15:15:35 -0400
committerLen Brown <len.brown@intel.com>2008-10-16 15:33:33 -0400
commit0ef9cff15d47b296d4a7feecf36e7989cebf9a33 (patch)
tree9532b4c6ce280781541599b0bf875a070d28b0de /include/linux/console_struct.h
parent1339c367a842a9fc34b8fcfa1abadb07b11848ad (diff)
downloadkernel-0ef9cff15d47b296d4a7feecf36e7989cebf9a33.tar.gz
sony-laptop: newline-terminate the printk for backlight change failure
Signed-off-by: Adam Jackson <ajax@redhat.com> Signed-off-by: Len Brown <len.brown@intel.com>
Diffstat (limited to 'include/linux/console_struct.h')
0 files changed, 0 insertions, 0 deletions
riscv: hwprobe: Add SiFive vendor extension support and probe for xsfqmaccdod...Cyan Yang 2025-04-04Merge tag 'riscv-for-linus-6.15-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds 2025-03-19riscv: hwprobe: export Zaamo and Zalrsc extensionsClément Léger 2025-03-18RISC-V: hwprobe: Expose Zicbom extension and its block sizeYunhui Cui 2025-03-18Merge patch series "riscv: Add bfloat16 instruction support"Alexandre Ghiti 2025-03-18riscv: hwprobe: export bfloat16 ISA extensionInochi Amaoto 2025-03-18riscv: hwprobe: export Zicntr and Zihpm extensionsMiquel Sabaté Solà 2025-02-21riscv: vdso: Switch to generic storage implementationThomas Weißschuh 2025-01-18Merge patch series "riscv: Add support for xtheadvector"Palmer Dabbelt 2025-01-18riscv: hwprobe: Add thead vendor extension probingCharlie Jenkins 2024-11-27Merge tag 'riscv-for-linus-6.13-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds 2024-11-02vdso: Rename struct arch_vdso_data to arch_vdso_time_dataNam Cao 2024-10-24Merge patch series "riscv: Userspace pointer masking and tagged address ABI"Palmer Dabbelt 2024-10-24riscv: hwprobe: Export the Supm ISA extensionSamuel Holland 2024-10-18RISC-V: Report vector unaligned access speed hwprobeJesse Taube 2024-10-18RISC-V: Detect unaligned vector accesses supportedJesse Taube 2024-08-14RISC-V: hwprobe: Add SCALAR to misaligned perf definesEvan Green 2024-08-14RISC-V: hwprobe: Add MISALIGNED_PERF keyEvan Green 2024-07-26RISC-V: Provide the frequency of time CSR via hwprobePalmer Dabbelt 2024-07-22RISC-V: hwprobe: sort EXT_KEY()s in hwprobe_isa_ext0() alphabeticallyConor Dooley 2024-07-12Merge patch series "riscv: Apply Zawrs when available"Palmer Dabbelt 2024-07-12riscv: hwprobe: export Zawrs ISA extensionAndrew Jones 2024-07-11riscv: hwprobe: export highest virtual userspace addressClément Léger 2024-06-26riscv: hwprobe: export Zcmop ISA extensionClément Léger 2024-06-26riscv: hwprobe: export Zca, Zcf, Zcd and Zcb ISA extensionsClément Léger 2024-06-26riscv: hwprobe: export Zimop ISA extensionClément Léger 2024-05-30riscv: vector: adjust minimum Vector requirement to ZVE32XAndy Chiu 2024-05-30riscv: hwprobe: add zve Vector subextensions into hwprobe interfaceAndy Chiu 2024-04-28riscv: hwprobe: export Zihintpause ISA extensionClément Léger 2024-03-13riscv: Set unaligned access speed at compile timeCharlie Jenkins 2024-01-09Merge patch series "riscv: hwprobe: add Zicond, Zacas and Ztso support"Palmer Dabbelt 2024-01-09Merge patch series "RISC-V: hwprobe: Introduce which-cpus"Palmer Dabbelt 2024-01-03RISC-V: hwprobe: Introduce which-cpus flagAndrew Jones 2024-01-03RISC-V: Move the hwprobe syscall to its own fileAndrew Jones