diff options
| author | 0x221E <0x221E@0xinfinity.dev> | 2026-04-12 16:59:40 +0200 |
|---|---|---|
| committer | 0x221E <0x221E@0xinfinity.dev> | 2026-04-12 16:59:40 +0200 |
| commit | a66c7433c2c11b8b6c99142277ed4e16b1a2a465 (patch) | |
| tree | e54bcfb59c303acf6118fd11f06d5c0bd5f24e5d /README.md | |
Diffstat (limited to 'README.md')
| -rw-r--r-- | README.md | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/README.md b/README.md new file mode 100644 index 0000000..5cabedf --- /dev/null +++ b/README.md @@ -0,0 +1,24 @@ +# CPU Security Emulator [x86] +This is mostly a learning project for me. I am learning about the internals of a CPU and how it encodes/decodes instructions to produce the intended results. + +As of now, there are limitied features, and supported instructions are limited. + +See; <https://0xinfinity.dev/specs/emulator> for an exhaustive list of supported instructions and specific opcodes. + +## Planned emulator features +- [ ] SIB Byte Support for existing and future instructions. +- [ ] Execution Lock and Permission system for RAM. +- [ ] Branch Prediction and Speculative Execution //Long-term plan +- [ ] SIMD flattening (optional) and AV redirection (optional). +- [ ] Buffer overflow prediction, detection, and reporting. + +## Planned architectural features +- [ ] Better logging system +- [ ] Comprehensive unit tests for each instruction. + +## Planned instructions +TBD + +## Requirements +- gcc +Rest; TBD |