summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)Author
2015-07-06drm/i915: add simple wrappers for stolen node insertion/removalPaulo Zanoni
2015-07-06drm/i915: Drop a spurious intel_pre_plane_update() callVille Syrjälä
2015-07-06drm/i915/opregion: start using extended didlJani Nikula
2015-07-06drm/i915/opregion: abstract didl and did2 getter and setterJani Nikula
2015-07-06drm/i915/opregion: prefer DRM logging functions over pr_warn and dev_dbgJani Nikula
2015-07-06drm/i915/opregion: add new opregion stuffJani Nikula
2015-07-06drm/i915/opregion: use BUILD_BUG_ON to verify mailbox struct sizesJani Nikula
2015-07-06drm/i915/hotplug: document the hotplug handling in the driverJani Nikula
2015-07-06drm/i915/audio: clarify HD audio documentation wrt modesetJani Nikula
2015-07-06drm/i915: set FDI translations to NULL on SKLPaulo Zanoni
2015-07-06drm/i915/chv: fix HW readout of the port PLL fractional dividerImre Deak
2015-07-06drm/i915: Expose I915_EXEC_RESOURCE_STREAMER flag and getparamAbdiel Janulgue
2015-07-06drm/i915: Enable resource streamer on ExeclistsAbdiel Janulgue
2015-07-06drm/i915: Enable Resource Streamer state save/restore on MI_SET_CONTEXTAbdiel Janulgue
2015-07-06drm/i915: Enable resource streamer bits on MI_BATCH_BUFFER_STARTAbdiel Janulgue
2015-07-06drm/i915/bxt: BUNs related to port PLLVandana Kannan
2015-07-06Revert "drm/i915: Disable 12bpc hdmi for now"Ville Syrjälä
2015-07-06drm/i915: Account for CHV/BXT DPLL clock limitationsVille Syrjälä
2015-07-06drm/i915: Bump HDMI min port clock to 25 MHzVille Syrjälä
2015-07-06drm/i915: Fix HDMI 12bpc and pixel repeat clock readout for DDI platformsVille Syrjälä
2015-07-03drm/i915: Update DRIVER_DATE to 20150703Daniel Vetter
2015-07-03drm/i915/gtt: Per ppgtt scratch pageMika Kuoppala
2015-07-03drm/i915: Changes required to enable DSI Video Mode on CHTGaurav K Singh
2015-07-03drm/i915: Support for higher DSI clkGaurav K Singh
2015-07-03drm/i915/dsi: abstract dsi bpp derivation from pixel formatJani Nikula
2015-07-03drm/i915: don't increment the FBC threshold at fbc_enablePaulo Zanoni
2015-07-03drm/i915: Report correct GGTT space usageTvrtko Ursulin
2015-07-03drm/i915/gtt: Return struct i915_scratch_page from alloc_scratchMika Kuoppala
2015-07-03drm/i915/gtt: Reorder page alloc/free/init functionsMika Kuoppala
2015-07-03drm/i915: Reserve space improvementsJohn Harrison
2015-07-03drm/i915/bxt: mask off the DPLL state checker bits we don't programImre Deak
2015-07-02Merge tag 'drm-intel-next-fixes-2015-07-02' of git://anongit.freedesktop.org/...Linus Torvalds
2015-06-30drm/i915: Clear pipe's pll hw state in hsw_dp_set_ddi_pll_sel()Ander Conselvan de Oliveira
2015-06-30drm/i915/bxt: add DDI port HW readout supportImre Deak
2015-06-30drm/i915: calculate the port clock rate along with other PLL paramsImre Deak
2015-06-30drm/i915/vlv: move the vlv PLL helper next to its platform counterpartsImre Deak
2015-06-30drm/i915/bxt: add PLL10 to the PLL state dumperImre Deak
2015-06-30drm/i915/bxt: add missing DDI PLL registers to the state checkingImre Deak
2015-06-30drm/i915/skl: Buffer translation improvementsDavid Weinehall
2015-06-29drm/i915: fix backlight after resume on 855gmJani Nikula
2015-06-29drm/i915: Zero unused WM1 watermarks on VLV/CHVVille Syrjälä
2015-06-29drm/i915: Add debugfs knobs for VLVCHV memory latency valuesVille Syrjälä
2015-06-29drm/i915: Don't do PM5/DDR DVFS with multiple pipesVille Syrjälä
2015-06-29drm/i915: Try to make sure cxsr is disabled around plane enable/disableVille Syrjälä
2015-06-29drm/i915: Use the memory latency based WM computation on VLV tooVille Syrjälä
2015-06-29drm/i915: Compute display FIFO split dynamically for CHVVille Syrjälä
2015-06-29drm/i915: CHV DDR DVFS support and another watermark rewriteVille Syrjälä
2015-06-29drm/i915: Read wm values from hardware at init on CHVVille Syrjälä
2015-06-29drm/i915: Split atomic wm update to pre and post variantsVille Syrjälä
2015-06-29drm/i915: POSTING_READ() in intel_set_memory_cxsr()Ville Syrjälä
generated by cgit v1.2.3 (git 2.46.0) at 2026-04-27 10:10:00 +0000