summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)Author
2014-05-20drm/i915/chv: Turn off dclkp after the PLL has been disabledVille Syrjälä
2014-05-20drm/i915/chv: Move data lane deassert to encoder pre_enableVille Syrjälä
2014-05-20drm/i915/chv: Fix CHV PLL state trackingVille Syrjälä
2014-05-20drm/i915/chv: Register port D encoders and connectorsVille Syrjälä
2014-05-20drm/i915/chv: Fix PORT_TO_PIPE for CHVVille Syrjälä
2014-05-20drm/i915/chv: Bump num_pipes to 3Ville Syrjälä
2014-05-20drm/i915/chv: Add cursor pipe offsetsVille Syrjälä
2014-05-20drm/i915/chv: Fix gmbus for port DVille Syrjälä
2014-05-20drm/i915/chv: Configure crtc_mask correctly for CHVVille Syrjälä
2014-05-20drm/i915/chv: Make CHV irq handler loop until all interrupts are consumedVille Syrjälä
2014-05-20drrm/i915/chv: Use valleyview_pipestat_irq_handler() for CHVVille Syrjälä
2014-05-20drm/i915/chv: Clarify VLV/CHV PIPESTAT bits a bit moreVille Syrjälä
2014-05-20drm/i915/chv: Add CHV display supportRafael Barbalho
2014-05-20drm/i915/chv: Implement WaDisableSamplerPowerBypass for CHVRafael Barbalho
2014-05-20drm/i915/chv: Add some workaround notesVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableSDEUnitClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableCSUnitClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableSemaphoreAndSyncFlipWait:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaVSRefCountFullforceMissDisable:chv and WaDSRefCount...Ville Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableThreadStallDopClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisablePartialInstShootdown:chvVille Syrjälä
2014-05-20drm/i915: s/ironlake_/intel_ for the enable_share_dpll functionDaniel Vetter
2014-05-20drm/i915: Extract intel_prepare_shared_dpllDaniel Vetter
2014-05-20drm/i915: Only update shared dpll state when neededDaniel Vetter
2014-05-20drm/i915: Extract vlv_prepare_pllDaniel Vetter
2014-05-20drm/i915: Extract i9xx_set_pll_dividersDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of hsw_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of ilk_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Move lowfreq_avail around a bit in ilk/hsw_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of i9xx_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Implement an oom-notifier for last resort shrinkingChris Wilson
2014-05-20drm/i915: Fix ILK GPU reset domain bitsVille Syrjälä
2014-05-20drm/i915: Fix ILK reset waitVille Syrjälä
2014-05-20drm/i915: Drop bogus comments about display resetVille Syrjälä
2014-05-20drm/i915: Invalidate our pages under memory pressureChris Wilson
2014-05-20drm/i915: Refactor common lock handling between shrinker count/scanChris Wilson
2014-05-20drm/i915: Include bound and active pages in the count of shrinkable objectsChris Wilson
2014-05-20drm/i915: Translate ENOSPC from shmem_get_page() to ENOMEMChris Wilson
2014-05-19drm/i915: Add MIPI mmio reg baseShashank Sharma
2014-05-19drm/i915: Don't die in wait_for_pending_flipsDaniel Vetter
2014-05-19drm/i915: vlv/chv: fix DSI sideband register accessingImre Deak
2014-05-19drm/i915: rename IOSF sideband opcodes according to the specImre Deak
2014-05-19drivers/gpu/drm/i915/intel_display: coding style fixesRobin Schroer
2014-05-19drm/i915: Move fb pinning into __intel_set_modeDaniel Vetter
2014-05-19drm/i915: Inline set_base into crtc_mode_setDaniel Vetter
2014-05-19drm/i915: Sprinkle intel_edp_psr_update over crtc_enable/disableDaniel Vetter
2014-05-19drm/i915: More cargo-culted locking for intel_update_fbcDaniel Vetter
2014-05-19drm/i915: Make ->update_primary_plane infallibleDaniel Vetter
2014-05-19drm/i915: Retire requests before creating a new oneChris Wilson
2014-05-16drm/i915: Only unpin the default ctx object if it existsChris Wilson
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-05 01:06:53 +0000