summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/gvt/scheduler.c
AgeCommit message (Expand)Author
2018-05-14Revert "drm/i915/gvt: set max priority for gvt context"Weinan Li
2018-04-30drm/i915: Wrap engine->context_pin() and engine->context_unpin()Chris Wilson
2018-04-23Merge tag 'gvt-next-2018-04-23' of https://github.com/intel/gvt-linux into dr...Jani Nikula
2018-04-23drm/i915/gvt/scheduler: Remove unnecessary NULL checks in sr_oa_regsGustavo A. R. Silva
2018-04-23drm/i915/gvt: scan non-privileged batch buffer for debug purposeZhao Yan
2018-04-18drm/i915: Pack params to engine->schedule() into a structChris Wilson
2018-03-28Backmerge tag 'v4.16-rc7' into drm-nextDave Airlie
2018-03-19drm/i915/gvt: force to set all context control bits from guestZhenyu Wang
2018-03-19drm/i915/gvt: Update PDPs after a vGPU mm object is pinned.Zhi Wang
2018-03-15drm/i915/gvt: fix user copy warning by whitelist workload rb_tail fieldZhenyu Wang
2018-03-15drm/i915/gvt: Correct the privilege shadow batch buffer addressfred gao
2018-03-09drm/i915/gvt: keep oa config in shadow ctxMin He
2018-03-06drm/i915/gvt: init mmio by lri command in vgpu inhibit contextWeinan Li
2018-03-06drm/i915/gvt: Factor out intel_vgpu_{get, put}_ppgtt_mm interfaceChangbin Du
2018-03-06drm/i915/gvt: Refine the intel_vgpu_mm reference managementChangbin Du
2018-03-06drm/i915/gvt: Rework shadow graphic memory management codeChangbin Du
2018-03-01Merge drm-next into drm-intel-next-queued (this time for real)Joonas Lahtinen
2018-02-21drm/i915: Rename drm_i915_gem_request to i915_requestChris Wilson
2018-02-06drm/i915/gvt: only reset execlist state of one engine during VM engine resetWeinan Li
2018-02-06drm/i915/gvt: refine intel_vgpu_submission_ops as per engine opsWeinan Li
2017-12-08Merge airlied/drm-next into drm-intel-next-queuedRodrigo Vivi
2017-12-04drm/i915/gvt: set max priority for gvt contextZhenyu Wang
2017-12-04drm/i915/gvt: Don't mark vgpu context as inactive when preemptedZhenyu Wang
2017-12-04drm/i915/gvt: Kick scheduler when new workload queuedChangbin Du
2017-12-04drm/i915/gvt: Convert macro queue_workload to a functionChangbin Du
2017-12-04Merge tag 'drm-intel-next-2017-11-17-1' of git://anongit.freedesktop.org/drm/...Dave Airlie
2017-11-28drm/i915/gvt: Move request alloc to dispatch_workload path onlyfred gao
2017-11-28drm/i915/gvt: Fix unsafe locking caused by spin_unlock_bhChangbin Du
2017-11-21drm/i915/gvt: Cleanup unwanted public symbolsChris Wilson
2017-11-16drm/i915/gvt: Move request alloc to dispatch_workload path onlyfred gao
2017-11-16drm/i915/gvt: Limit read hw reg to active vgpuXiong Zhang
2017-11-16drm/i915/gvt: Use I915_GTT_PAGE_SIZEZhi Wang
2017-11-16drm/i915/gvt: Refine shadow batch bufferZhi Wang
2017-11-16drm/i915/gvt: Move clean_workloads() into scheduler.cZhi Wang
2017-11-16drm/i915/gvt: Introduce intel_vgpu_reset_submissionZhi Wang
2017-11-16drm/i915/gvt: Introduce vGPU submission opsZhi Wang
2017-11-16drm/i915/gvt: Move common vGPU workload creation into scheduler.cZhi Wang
2017-11-16drm/i915/gvt: Move common workload preparation into prepare_workload()Zhi Wang
2017-11-16drm/i915/gvt: Factor out prepare_workload()Zhi Wang
2017-11-16drm/i915/gvt: Factor out vGPU workload creation/destroyZhi Wang
2017-11-16drm/i915/gvt: Add VM healthy check for workload_threadfred gao
2017-11-16drm/i915/gvt: Change the return type during command scanfred gao
2017-11-16drm/i915/gvt: Move tlb_handle_pending into intel_vgpu_submissionZhi Wang
2017-11-16drm/i915/gvt: Introduce intel_vgpu_submissionZhi Wang
2017-11-16drm/i915/gvt: Move workload cache init/clean into intel_vgpu_{setup, clean}_s...Zhi Wang
2017-11-16drm/i915/gvt: Rename intel_vgpu_{init, clean}_gvt_context()Zhi Wang
2017-11-10drm/i915: Record the default hw state after reset upon loadChris Wilson
2017-10-04drm/i915/execlists: Distinguish the incomplete context notifiesChris Wilson
2017-09-13drm/i915/lrc: Clarify the format of the context imageMichel Thierry
2017-09-08drm/i915/gvt: Refine error handling in dispatch_workloadfred gao
generated by cgit v1.2.3 (git 2.46.0) at 2026-04-25 19:03:46 +0000