diff options
| author | Claudiu Manoil <claudiu.manoil@nxp.com> | 2026-01-30 16:10:33 +0200 |
|---|---|---|
| committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2026-02-11 13:41:57 +0100 |
| commit | f346253e5fd95bda6a94486bb84ae8a4c0b4c150 (patch) | |
| tree | 76ffbe21e95531d782f6842658aa991c78c8bf63 /scripts/basic/split-include.c | |
| parent | d98745c68023f8a45a4f5d7299b83994ee96213c (diff) | |
net: enetc: Remove CBDR cacheability AXI settings for ENETC v4
[ Upstream commit 9ae13b2e64fcd2ca00a76b7d60fc4641a6b9209d ]
For ENETC v4 these settings are controlled by the global ENETC
command cache attribute registers (EnCAR), from the IERB register
block.
The hardcoded CDBR cacheability settings were inherited from LS1028A,
and should be removed from the ENETC v4 driver as they conflict
with the global IERB settings.
Fixes: e3f4a0a8ddb4 ("net: enetc: add command BD ring support for i.MX95 ENETC")
Signed-off-by: Claudiu Manoil <claudiu.manoil@nxp.com>
Reviewed-by: Wei Fang <wei.fang@nxp.com>
Link: https://patch.msgid.link/20260130141035.272471-3-claudiu.manoil@nxp.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
Diffstat (limited to 'scripts/basic/split-include.c')
0 files changed, 0 insertions, 0 deletions