<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/include/linux/soc/mediatek/mtk_sip_svc.h, branch linux-6.18.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.18.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.18.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2024-10-21T14:00:51Z</updated>
<entry>
<title>soc: mediatek: Add MediaTek DVFS Resource Collector (DVFSRC) driver</title>
<updated>2024-10-21T14:00:51Z</updated>
<author>
<name>AngeloGioacchino Del Regno</name>
<email>angelogioacchino.delregno@collabora.com</email>
</author>
<published>2024-06-10T08:57:32Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=192514ae05687a60ac230569b2a215fb2d3b8d90'/>
<id>urn:sha1:192514ae05687a60ac230569b2a215fb2d3b8d90</id>
<content type='text'>
The Dynamic Voltage and Frequency Scaling Resource Collector (DVFSRC) is a
Hardware module used to collect all the requests from both software and the
various remote processors embedded into the SoC and decide about a minimum
operating voltage and a minimum DRAM frequency to fulfill those requests in
an effort to provide the best achievable performance per watt.

This hardware IP is capable of transparently performing direct register R/W
on all of the DVFSRC-controlled regulators and SoC bandwidth knobs.

This driver includes support for MT8183, MT8192 and MT8195.

Co-Developed-by: Dawei Chien &lt;dawei.chien@mediatek.com&gt;
[Angelo: Partial refactoring and cleanups]
Reviewed-by: Georgi Djakov &lt;djakov@kerenl.org&gt;
Link: https://lore.kernel.org/r/20240610085735.147134-5-angelogioacchino.delregno@collabora.com
Signed-off-by: AngeloGioacchino Del Regno &lt;angelogioacchino.delregno@collabora.com&gt;
</content>
</entry>
<entry>
<title>memory: mtk-smi: Add enable IOMMU SMC command for MM master</title>
<updated>2022-08-30T17:54:05Z</updated>
<author>
<name>Chengci.Xu</name>
<email>chengci.xu@mediatek.com</email>
</author>
<published>2022-08-17T12:46:07Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=4e508b259ed02f5fa608cdd83b817a7f49c22271'/>
<id>urn:sha1:4e508b259ed02f5fa608cdd83b817a7f49c22271</id>
<content type='text'>
For concerns about security, the register to enable/disable IOMMU of
SMI LARB should only be configured in secure world. Thus, we add some
SMC command for multimedia master to enable/disable MM IOMMU in ATF by
setting the register of SMI LARB. This function is prepared for MT8188.

Signed-off-by: Chengci.Xu &lt;chengci.xu@mediatek.com&gt;
Signed-off-by: Krzysztof Kozlowski &lt;krzysztof.kozlowski@linaro.org&gt;
Link: https://lore.kernel.org/r/20220817124608.10062-4-chengci.xu@mediatek.com
</content>
</entry>
<entry>
<title>scsi: soc: mediatek: add header for SiP service interface</title>
<updated>2020-01-03T02:57:44Z</updated>
<author>
<name>Stanley Chu</name>
<email>stanley.chu@mediatek.com</email>
</author>
<published>2019-12-30T05:32:25Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=fef093ff7e9654eec77e79b8170485241f01d027'/>
<id>urn:sha1:fef093ff7e9654eec77e79b8170485241f01d027</id>
<content type='text'>
Add a common header for the SiP service interface in MediaTek Chipsets.

Cc: Alim Akhtar &lt;alim.akhtar@samsung.com&gt;
Cc: Avri Altman &lt;avri.altman@wdc.com&gt;
Cc: Bart Van Assche &lt;bvanassche@acm.org&gt;
Cc: Bean Huo &lt;beanhuo@micron.com&gt;
Cc: Can Guo &lt;cang@codeaurora.org&gt;
Cc: Florian Fainelli &lt;f.fainelli@gmail.com&gt;
Cc: Matthias Brugger &lt;matthias.bgg@gmail.com&gt;
Link: https://lore.kernel.org/r/1577683950-1702-2-git-send-email-stanley.chu@mediatek.com
Signed-off-by: Stanley Chu &lt;stanley.chu@mediatek.com&gt;
Signed-off-by: Martin K. Petersen &lt;martin.petersen@oracle.com&gt;
</content>
</entry>
</feed>
