<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/include/linux/mtd/spi-nor.h, branch linux-4.1.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.1.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.1.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2015-03-27T17:37:38Z</updated>
<entry>
<title>mtd: spi-nor: factor out replace-able flash_{lock,unlock}</title>
<updated>2015-03-27T17:37:38Z</updated>
<author>
<name>Brian Norris</name>
<email>computersforpeace@gmail.com</email>
</author>
<published>2015-03-13T07:38:39Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=8cc7f33aadc8fb37b5a3f4c46f5fa83748a92a01'/>
<id>urn:sha1:8cc7f33aadc8fb37b5a3f4c46f5fa83748a92a01</id>
<content type='text'>
Flash lock/unlock is a flash-specific operations. Factor out a callback
for it to more readily support other vendors.

Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
Tested-by: VIET NGA DAO &lt;vndao@altera.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: Add quad I/O support for Micron SPI NOR</title>
<updated>2015-01-07T19:33:22Z</updated>
<author>
<name>Bean Huo 霍斌斌 (beanhuo)</name>
<email>beanhuo@micron.com</email>
</author>
<published>2014-12-17T07:35:45Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=548cd3ab54da10f896daa7ca422236847a915734'/>
<id>urn:sha1:548cd3ab54da10f896daa7ca422236847a915734</id>
<content type='text'>
This patch adds code which enables Quad I/O mode on Micron SPI NOR flashes.

For Micron SPI NOR flash, enabling or disabling quad I/O protocol can be
done By two methods, which are to use EVCR (Enhanced Volatile
Configuration Register) and the ENTER QUAD I/O MODE command. There is no
difference between these two methods. Unfortunately, for some Micron SPI
NOR flashes, there no ENTER Quad I/O command (35h), such as n25q064. But
for all current Micron SPI NOR, if it support quad I/O mode, using EVCR
definitely be supported. It is a recommended method to enable Quad I/O
mode by EVCR, Quad I/O protocol bit 7. When EVCR bit 7 is reset to 0,
the SPI NOR flash will operate in quad I/O mode.

This patch has been tested on N25Q512A and MT25TL256BAA1ESF. Micron SPI
NOR of spi_nor_ids[] table all support this method.

Signed-off-by: Bean Huo &lt;beanhuo@micron.com&gt;
Acked-by: Marek Vasut &lt;marex@denx.de&gt;
Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: drop replaceable wait-till-ready function pointer</title>
<updated>2014-11-05T10:08:21Z</updated>
<author>
<name>Brian Norris</name>
<email>computersforpeace@gmail.com</email>
</author>
<published>2014-08-07T01:17:00Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b94ed087744c5bc287d2ed706b476693df07151d'/>
<id>urn:sha1:b94ed087744c5bc287d2ed706b476693df07151d</id>
<content type='text'>
We don't need to expose a 'wait-till-ready' interface to drivers. Status
register polling should be handled by the core spi-nor.c library, and as
of now, I see no need to provide a special driver-specific hook for it.

Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
Reviewed-by: Marek Vasut &lt;marex@denx.de&gt;
</content>
</entry>
<entry>
<title>mtd: m25p80: drop wait-till-ready checks</title>
<updated>2014-11-05T10:08:20Z</updated>
<author>
<name>Brian Norris</name>
<email>computersforpeace@gmail.com</email>
</author>
<published>2014-08-07T01:16:58Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=6af91949ab7462d0917f436820c263ae9a89322c'/>
<id>urn:sha1:6af91949ab7462d0917f436820c263ae9a89322c</id>
<content type='text'>
spi-nor.c should be taking care of these now.

Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
Reviewed-by: Marek Vasut &lt;marex@denx.de&gt;
</content>
</entry>
<entry>
<title>spi-nor: Remove spi_nor::read_id operation</title>
<updated>2014-10-22T05:29:10Z</updated>
<author>
<name>Ben Hutchings</name>
<email>ben@decadent.org.uk</email>
</author>
<published>2014-09-30T02:15:04Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=e66fcf722a74786c500957608f3230e843960b42'/>
<id>urn:sha1:e66fcf722a74786c500957608f3230e843960b42</id>
<content type='text'>
There is currently no useful way to override the default
implementation of this operation.  The returned struct spi_device_id
must have a pointer to struct flash_info in its private data, but this
structure is defined inside spi-nor.

Signed-off-by: Ben Hutchings &lt;ben@decadent.org.uk&gt;
Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
</content>
</entry>
<entry>
<title>mtd: m25p80,spi-nor: Fix module aliases for m25p80</title>
<updated>2014-10-21T20:46:03Z</updated>
<author>
<name>Ben Hutchings</name>
<email>ben@decadent.org.uk</email>
</author>
<published>2014-09-30T02:14:55Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=a5b7616c55e188fe3d6ef686bef402d4703ecb62'/>
<id>urn:sha1:a5b7616c55e188fe3d6ef686bef402d4703ecb62</id>
<content type='text'>
m25p80's device ID table is now spi_nor_ids, defined in spi-nor.  The
MODULE_DEVICE_TABLE() macro doesn't work with extern definitions, but
its use was also removed at the same time.  Now if m25p80 is built as
a module it doesn't get the necessary aliases to be loaded
automatically.

A clean solution to this will involve defining the list of device
IDs in spi-nor.h and removing struct spi_device_id from the spi-nor
API, but this is quite a large change.

As a quick fix suitable for stable, copy the device IDs back into
m25p80.

Fixes: 03e296f613af ("mtd: m25p80: use the SPI nor framework")
Cc: &lt;stable@vger.kernel.org&gt; # 3.16.x: 32f1b7c8352f: mtd: move support for struct flash_platform_data into m25p80
Cc: &lt;stable@vger.kernel.org&gt; # 3.16.x: 90e55b3812a1: mtd: m25p80: get rid of spi_get_device_id
Cc: &lt;stable@vger.kernel.org&gt; # 3.16.x: 70f3ce0510af: mtd: spi-nor: make spi_nor_scan() take a chip type name, not spi_device_id
Cc: &lt;stable@vger.kernel.org&gt; # 3.16.x
Signed-off-by: Ben Hutchings &lt;ben@decadent.org.uk&gt;
Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: make spi_nor_scan() take a chip type name, not spi_device_id</title>
<updated>2014-10-17T16:29:21Z</updated>
<author>
<name>Ben Hutchings</name>
<email>ben@decadent.org.uk</email>
</author>
<published>2014-09-29T09:47:54Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=70f3ce0510afdad7cbaf27ab7ab961377205c782'/>
<id>urn:sha1:70f3ce0510afdad7cbaf27ab7ab961377205c782</id>
<content type='text'>
Drivers currently call spi_nor_match_id() and then spi_nor_scan().
This adds a dependency on struct spi_device_id which we want to
avoid.  Make spi_nor_scan() do it for them.

Signed-off-by: Ben Hutchings &lt;ben@decadent.org.uk&gt;
Signed-off-by: Rafał Miłecki &lt;zajec5@gmail.com&gt;
Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: add support for flag status register on Micron chips</title>
<updated>2014-07-12T02:10:35Z</updated>
<author>
<name>grmoore@altera.com</name>
<email>grmoore@altera.com</email>
</author>
<published>2014-04-29T15:29:51Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=c14deddec1fbd8c9757c53a49dbfd2dc83265f21'/>
<id>urn:sha1:c14deddec1fbd8c9757c53a49dbfd2dc83265f21</id>
<content type='text'>
Some new Micron flash chips require reading the flag status register to
determine when operations have completed.

Furthermore, chips with multi-die stacks of the 65nm 256Mb QSPI also
require reading the status register before reading the flag status
register.

This patch adds support for the flag status register in the n25q512ax3
and n25q00 Micron QSPI flash chips.

Signed-off-by: Graham Moore &lt;grmoore@altera.com&gt;
Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: unify read opcode variants with ST SPI FSM</title>
<updated>2014-04-14T18:23:00Z</updated>
<author>
<name>Brian Norris</name>
<email>computersforpeace@gmail.com</email>
</author>
<published>2014-04-09T02:16:49Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=58b89a1f4c2a65b10b8f7b90b6ff2161b19bb0d1'/>
<id>urn:sha1:58b89a1f4c2a65b10b8f7b90b6ff2161b19bb0d1</id>
<content type='text'>
serial_flash_cmds.h defines our opcodes a little differently. Let's
borrow its naming, since it's borrowed from the SFDP standard, and it's
more extensible.

This prepares us for merging serial_flash_cmds.h and spi-nor.h opcode
listing.

Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
Reviewed-by: Marek Vasut &lt;marex@denx.de&gt;
Acked-by: Huang Shijie &lt;b32955@freescale.com&gt;
</content>
</entry>
<entry>
<title>mtd: spi-nor: re-name OPCODE_* to SPINOR_OP_*</title>
<updated>2014-04-14T18:23:00Z</updated>
<author>
<name>Brian Norris</name>
<email>computersforpeace@gmail.com</email>
</author>
<published>2014-04-09T01:15:31Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b02e7f3ef0beb72da8fc64542f0ac977996ec56b'/>
<id>urn:sha1:b02e7f3ef0beb72da8fc64542f0ac977996ec56b</id>
<content type='text'>
Qualify these with a better namespace, and prepare them for use in more
drivers.

Signed-off-by: Brian Norris &lt;computersforpeace@gmail.com&gt;
Reviewed-by: Marek Vasut &lt;marex@denx.de&gt;
Acked-by: Huang Shijie &lt;b32955@freescale.com&gt;
</content>
</entry>
</feed>
