<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/include/linux/clk/at91_pmc.h, branch linux-4.1.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.1.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.1.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2015-04-11T21:38:39Z</updated>
<entry>
<title>clk: at91: change to using endian agnositc IO</title>
<updated>2015-04-11T21:38:39Z</updated>
<author>
<name>Ben Dooks</name>
<email>ben.dooks@codethink.co.uk</email>
</author>
<published>2015-03-26T13:07:29Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=f6194213cbe871341cd5dfcfe31b4de78ef9503f'/>
<id>urn:sha1:f6194213cbe871341cd5dfcfe31b4de78ef9503f</id>
<content type='text'>
Change to using endian agnostic _relaxed IO accessors instead of __raw

Signed-off-by: Ben Dooks &lt;ben.dooks@codethink.co.uk&gt;
--
CC: Andrew Victor &lt;linux@maxim.org.za&gt;
CC: Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;
CC: Jean-Christophe Plagniol-Villard &lt;plagnioj@jcrosoft.com&gt;
CC: Mike Turquette &lt;mturquette@linaro.org&gt; (maintainer:COMMON CLK FRAMEWORK)
CC: Stephen Boyd &lt;sboyd@codeaurora.org&gt; (maintainer:COMMON CLK FRAMEWORK)
CC: linux-kernel@vger.kernel.org (open list:COMMON CLK FRAMEWORK)
Signed-off-by: Michael Turquette &lt;mturquette@linaro.org&gt;
</content>
</entry>
<entry>
<title>clk: at91: add a driver for the h32mx clock</title>
<updated>2014-09-22T09:38:59Z</updated>
<author>
<name>Alexandre Belloni</name>
<email>alexandre.belloni@free-electrons.com</email>
</author>
<published>2014-09-15T16:15:53Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=bcc5fd49a0fda5abc22057f65b318788ccb5d2ad'/>
<id>urn:sha1:bcc5fd49a0fda5abc22057f65b318788ccb5d2ad</id>
<content type='text'>
Newer SoCs have two different AHB interconnect. The AHB 32 bits Matrix
interconnect (h32mx) has a clock that can be setup at the half of the h64mx
clock (which is mck). The h32mx clock can not exceed 90 MHz.

Signed-off-by: Alexandre Belloni &lt;alexandre.belloni@free-electrons.com&gt;
Acked-by: Boris Brezillon &lt;boris.brezillon@free-electrons.com&gt;
Signed-off-by: Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;
</content>
</entry>
<entry>
<title>clk: at91: add slow clks driver</title>
<updated>2014-05-07T16:27:45Z</updated>
<author>
<name>Boris BREZILLON</name>
<email>boris.brezillon@free-electrons.com</email>
</author>
<published>2014-05-07T16:02:15Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=80eded6ce8bb8bade60955660c6957d6166c44c1'/>
<id>urn:sha1:80eded6ce8bb8bade60955660c6957d6166c44c1</id>
<content type='text'>
AT91 slow clk is a clk multiplexer.

In some SoCs (sam9x5, sama5, sam9g45 families) this multiplexer can
choose among 2 sources: an internal RC oscillator circuit and an oscillator
using an external crystal.

In other Socs (sam9260 family) the multiplexer source is hardcoded with
the OSCSEL signal.

Signed-off-by: Boris BREZILLON &lt;boris.brezillon@free-electrons.com&gt;
Acked-by: Mike Turquette &lt;mturquette@linaro.org&gt;
Signed-off-by: Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;
</content>
</entry>
<entry>
<title>clk: at91: add PMC pll clocks</title>
<updated>2013-12-02T14:31:22Z</updated>
<author>
<name>Boris BREZILLON</name>
<email>b.brezillon@overkiz.com</email>
</author>
<published>2013-10-11T08:48:26Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=1a748d2bc5061b72588013a720645661345c0e65'/>
<id>urn:sha1:1a748d2bc5061b72588013a720645661345c0e65</id>
<content type='text'>
This patch adds new at91 pll clock implementation using common clk framework.

The pll clock layout describe the PLLX register layout.
There are four pll clock layouts:
- at91rm9200
- at91sam9g20
- at91sam9g45
- sama5d3

PLL clocks are given characteristics:
- min/max clock source rate
- ranges of valid clock output rates
- values to set in out and icpll fields for each supported output range

These characteristics are checked during rate change to avoid
over/underclocking.

These characteristics are described in atmel's SoC datasheet in
"Electrical Characteristics" paragraph.

Signed-off-by: Boris BREZILLON &lt;b.brezillon@overkiz.com&gt;
Acked-by: Mike Turquette &lt;mturquette@linaro.org&gt;
Signed-off-by: Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;
</content>
</entry>
<entry>
<title>ARM: at91: move at91_pmc.h to include/linux/clk/at91_pmc.h</title>
<updated>2013-12-02T14:22:15Z</updated>
<author>
<name>Boris BREZILLON</name>
<email>b.brezillon@overkiz.com</email>
</author>
<published>2013-10-11T07:37:45Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=2edb90ae421a0f65edcdef65ef9dd08e3228abbf'/>
<id>urn:sha1:2edb90ae421a0f65edcdef65ef9dd08e3228abbf</id>
<content type='text'>
This patch moves at91_pmc.h header from machine specific directory
(arch/arm/mach-at91/include/mach/at91_pmc.h) to clk include directory
(include/linux/clk/at91_pmc.h).
We need this to avoid reference to machine specific headers in clk
drivers.

Signed-off-by: Boris BREZILLON &lt;b.brezillon@overkiz.com&gt;
Acked-by: Felipe Balbi &lt;balbi@ti.com&gt;
Acked-by: Mike Turquette &lt;mturquette@linaro.org&gt;
Signed-off-by: Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;
</content>
</entry>
</feed>
