<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/include/dt-bindings/clock/exynos5433.h, branch linux-5.11.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.11.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.11.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2019-02-01T13:36:47Z</updated>
<entry>
<title>clk: samsung: exynos5433: Fix name typo in sssx</title>
<updated>2019-02-01T13:36:47Z</updated>
<author>
<name>Kamil Konieczny</name>
<email>k.konieczny@partner.samsung.com</email>
</author>
<published>2019-01-22T09:02:29Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b80a40c659ba38e1295ab7e55b2c781abee64739'/>
<id>urn:sha1:b80a40c659ba38e1295ab7e55b2c781abee64739</id>
<content type='text'>
Fix typo in sssx name, there should be three letters 's'.

Acked-by: Rob Herring &lt;robh@kernel.org&gt;
Reviewed-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
Signed-off-by: Kamil Konieczny &lt;k.konieczny@partner.samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk: samsung: dt-bindings: Add Exynos5433 IMEM CMU clock IDs</title>
<updated>2019-02-01T13:36:47Z</updated>
<author>
<name>Kamil Konieczny</name>
<email>k.konieczny@partner.samsung.com</email>
</author>
<published>2019-01-22T09:02:31Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=7403e48d7abd9a0114e9056e7615cfbbb5123b15'/>
<id>urn:sha1:7403e48d7abd9a0114e9056e7615cfbbb5123b15</id>
<content type='text'>
Add DT bindings to describe the IMEM CMU clocks for the SlimSSS
(Slim Security SubSystem).

Signed-off-by: Kamil Konieczny &lt;k.konieczny@partner.samsung.com&gt;
Reviewed-by: Rob Herring &lt;robh@kernel.org&gt;
Acked-by:  Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
[s.nawrocki@samsung.com: edited commit description]
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>dt-bindings: clock: samsung: Add SPDX license identifiers</title>
<updated>2018-10-15T18:35:00Z</updated>
<author>
<name>Krzysztof Kozlowski</name>
<email>krzk@kernel.org</email>
</author>
<published>2018-09-27T17:03:47Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=cd9102e9add8ec1f5a01cfbcad52cac8c2c380b7'/>
<id>urn:sha1:cd9102e9add8ec1f5a01cfbcad52cac8c2c380b7</id>
<content type='text'>
Replace GPL license statements with SPDX license identifiers (GPL-2.0).

Signed-off-by: Krzysztof Kozlowski &lt;krzk@kernel.org&gt;
Acked-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
Reviewed-by: Rob Herring &lt;robh@kernel.org&gt;
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>clk: samsung: exynos5433: Add IDs for PHYCLK_MIPIDPHY0_* clocks</title>
<updated>2017-01-27T10:33:59Z</updated>
<author>
<name>Marek Szyprowski</name>
<email>m.szyprowski@samsung.com</email>
</author>
<published>2017-01-26T12:37:52Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=5ccb58968bf7f46dbd128df88f71838a5a9750b8'/>
<id>urn:sha1:5ccb58968bf7f46dbd128df88f71838a5a9750b8</id>
<content type='text'>
Add missing identifiers for phyclk_mipidphy0_bitclkdiv8_phy and
phyclk_mipidphy0_rxclkesc0_phy clocks. Access to those clocks is needed
to setup initial clock configuration for display subsystem in device tree
in order to avoid dependency on the configuration left by the bootloader.

Signed-off-by: Marek Szyprowski &lt;m.szyprowski@samsung.com&gt;
Acked-by: Krzysztof Kozlowski &lt;krzk@kernel.org&gt;
Acked-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk: samsung: exynos5433: Add CLK_IGNORE_UNUSED flag to PCIE device</title>
<updated>2016-06-10T10:15:30Z</updated>
<author>
<name>Jaehoon Chung</name>
<email>jh80.chung@samsung.com</email>
</author>
<published>2016-06-10T04:56:32Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=0e4504470667d355b53ca3c9802fdd2120c9f946'/>
<id>urn:sha1:0e4504470667d355b53ca3c9802fdd2120c9f946</id>
<content type='text'>
This patch adds the CLK_IGNORE_UNUSED flag for PCI Express's clocks
which need to remain enabled. The 'pcie' gate clock definition is
also added.

Signed-off-by: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
Signed-off-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
[s.nawrocki@samsung.com: edited the patch's summary]
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk: samsung: exynos5433: Fix typos in *_ISP_MPWM clock names</title>
<updated>2016-02-23T11:48:11Z</updated>
<author>
<name>Sylwester Nawrocki</name>
<email>s.nawrocki@samsung.com</email>
</author>
<published>2015-02-18T16:31:35Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=3c30e382ae55f6e124f6b3d9701e200dd33fdc84'/>
<id>urn:sha1:3c30e382ae55f6e124f6b3d9701e200dd33fdc84</id>
<content type='text'>
This fixes "MPWM" -&gt; "WPWM" typo in 3 *ISP_MWPM clock definitions.

Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk/samsung: exynos5433: add pclk_decon clock</title>
<updated>2016-02-03T10:03:50Z</updated>
<author>
<name>Andrzej Hajda</name>
<email>a.hajda@samsung.com</email>
</author>
<published>2015-10-20T09:22:33Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=02ed910cb4e1c3d03ef70efa94c08f5f580c7ff8'/>
<id>urn:sha1:02ed910cb4e1c3d03ef70efa94c08f5f580c7ff8</id>
<content type='text'>
This undocumented gate clock is used by DECON IP.

Signed-off-by: Andrzej Hajda &lt;a.hajda@samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk/samsung: exynos5433: add definitions of HDMI-PHY output clocks</title>
<updated>2016-02-03T10:03:34Z</updated>
<author>
<name>Andrzej Hajda</name>
<email>a.hajda@samsung.com</email>
</author>
<published>2015-10-20T09:22:32Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=68b2206a57c22d5b7c5bb16308a4afafe04d416d'/>
<id>urn:sha1:68b2206a57c22d5b7c5bb16308a4afafe04d416d</id>
<content type='text'>
HDMI driver must re-parent respective muxes during HDMI-PHY on/off
to HDMI-PHY output clocks. To reference those clocks their
definitions should be added.

Signed-off-by: Andrzej Hajda &lt;a.hajda@samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk: samsung: exynos5433: Move CLK_SCLK_HDMI_SPDIF_DISP clock to CMU_TOP domain</title>
<updated>2015-02-05T18:31:09Z</updated>
<author>
<name>Chanwoo Choi</name>
<email>cw00.choi@samsung.com</email>
</author>
<published>2015-02-04T01:12:59Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b2f0e5f28e0686c0d5db238357a2e32555e97633'/>
<id>urn:sha1:b2f0e5f28e0686c0d5db238357a2e32555e97633</id>
<content type='text'>
This patch fixes the bug of CLK_SCLK_HDMI_SPDIF_DISP clock because this clock
should be included in CMU_TOP domain. So, this patch moves the CLK_SCLK_HDMI_
SPDIF_DISP clock from CMU_MIF to CMU_TOP domain.

Reported-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
Signed-off-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
<entry>
<title>clk: samsung: exynos5433: Add clocks for CMU_CAM1 domain</title>
<updated>2015-02-05T18:31:08Z</updated>
<author>
<name>Chanwoo Choi</name>
<email>cw00.choi@samsung.com</email>
</author>
<published>2015-02-03T00:13:56Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=a5958a939bbf93e6b77cb3626c6aebde237ad759'/>
<id>urn:sha1:a5958a939bbf93e6b77cb3626c6aebde237ad759</id>
<content type='text'>
This patch adds the mux/divider/gate clocks for CMU_CAM1 domain which
generates the clocks for Cortex-A5/MIPI_CSIS2/FIMC-LITE_C/FIMC-FD IPs.

Signed-off-by: Chanwoo Choi &lt;cw00.choi@samsung.com&gt;
Acked-by: Inki Dae &lt;inki.dae@samsung.com&gt;
Signed-off-by: Sylwester Nawrocki &lt;s.nawrocki@samsung.com&gt;
</content>
</entry>
</feed>
