<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/drivers/pinctrl/qcom/Kconfig, branch linux-5.1.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.1.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.1.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2019-02-21T11:58:31Z</updated>
<entry>
<title>Merge branch 'ib-qcom-ssbi' into devel</title>
<updated>2019-02-21T11:58:31Z</updated>
<author>
<name>Linus Walleij</name>
<email>linus.walleij@linaro.org</email>
</author>
<published>2019-02-21T11:58:31Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=3dda927fdbaac926c50b550ccb51ed18c184468b'/>
<id>urn:sha1:3dda927fdbaac926c50b550ccb51ed18c184468b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>qcom: ssbi-gpio: add support for hierarchical IRQ chip</title>
<updated>2019-02-13T08:32:10Z</updated>
<author>
<name>Brian Masney</name>
<email>masneyb@onstation.org</email>
</author>
<published>2019-02-08T02:16:26Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=9d2b563bc23acfa93e7716b3396fd2f79fa8f0cd'/>
<id>urn:sha1:9d2b563bc23acfa93e7716b3396fd2f79fa8f0cd</id>
<content type='text'>
ssbi-gpio did not have any irqchip support so consumers of this in
device tree would need to call gpio[d]_to_irq() in order to get the
proper IRQ on the underlying PMIC. IRQ chips in device tree should
be usable from the start without the consumer having to make an
additional call to get the proper IRQ on the parent. This patch adds
hierarchical IRQ chip support to the ssbi-gpio code to correct this
issue.

The constant PM8XXX_GPIO_PHYSICAL_OFFSET is introduced to replace the
hardcoded '1' that previously existed in two places in this driver to
improve code readability.

This change was tested on an APQ8060 DragonBoard.

Signed-off-by: Brian Masney &lt;masneyb@onstation.org&gt;
Tested-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: spmi-gpio: select IRQ_DOMAIN_HIERARCHY in Kconfig</title>
<updated>2019-02-04T10:04:02Z</updated>
<author>
<name>Brian Masney</name>
<email>masneyb@onstation.org</email>
</author>
<published>2019-02-04T09:58:53Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=5c713d9394f3aabb73975dbf4db3c6502dc68956'/>
<id>urn:sha1:5c713d9394f3aabb73975dbf4db3c6502dc68956</id>
<content type='text'>
Select IRQ_DOMAIN_HIERARCHY for spmi-gpio in Kconfig since this driver
is now setup as a hierarchical IRQ chip.

Signed-off-by: Brian Masney &lt;masneyb@onstation.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add qcs404 pinctrl driver</title>
<updated>2018-09-26T07:43:01Z</updated>
<author>
<name>Avaneesh Kumar Dwivedi</name>
<email>akdwived@codeaurora.org</email>
</author>
<published>2018-09-24T22:17:48Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=22eb8301dbc1d0c916c9b826094e4d7562e1491e'/>
<id>urn:sha1:22eb8301dbc1d0c916c9b826094e4d7562e1491e</id>
<content type='text'>
Add initial pinctrl driver to support pin configuration with
pinctrl framework for qcs404.

Signed-off-by: Avaneesh Kumar Dwivedi &lt;akdwived@codeaurora.org&gt;
Signed-off-by: Chintan Pandya &lt;cpandya@codeaurora.org&gt;
Signed-off-by: Anu Ramanathan &lt;anur@codeaurora.org&gt;
[bjorn: Reworked tile handling and did some minor rework]
Signed-off-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add sdm660 pinctrl driver</title>
<updated>2018-09-26T06:55:53Z</updated>
<author>
<name>Neeraj Upadhyay</name>
<email>neeraju@codeaurora.org</email>
</author>
<published>2018-09-25T17:37:59Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=9cf0c526bc5874d77208751ae42f7e4c62bfdd4d'/>
<id>urn:sha1:9cf0c526bc5874d77208751ae42f7e4c62bfdd4d</id>
<content type='text'>
Add initial pinctrl driver to support pin configuration with
pinctrl framework for sdm660.
Based off CAF implementation.

Signed-off-by: Neeraj Upadhyay &lt;neeraju@codeaurora.org&gt;
Co-Developed-by: Venkatesh Yadav Abbarapu &lt;vabbar@codeaurora.org&gt;
Signed-off-by: Venkatesh Yadav Abbarapu &lt;vabbar@codeaurora.org&gt;
[craig: minor updates for upstreaming, updated tile handling]
Signed-off-by: Craig Tatlor &lt;ctatlor97@gmail.com&gt;
Reviewed-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add sdm845 pinctrl driver</title>
<updated>2018-02-12T09:47:23Z</updated>
<author>
<name>Kyle Yan</name>
<email>kyan@codeaurora.org</email>
</author>
<published>2018-01-11T06:00:04Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=184f3448f65f9d478a5dfec736c0a7c973637ce6'/>
<id>urn:sha1:184f3448f65f9d478a5dfec736c0a7c973637ce6</id>
<content type='text'>
This adds the pinctrl definitions for the TLMM of SDM845.

Signed-off-by: Kyle Yan &lt;kyan@codeaurora.org&gt;
Signed-off-by: Rajendra Nayak &lt;rnayak@codeaurora.org&gt;
Signed-off-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add msm8998 pinctrl driver</title>
<updated>2018-01-09T14:30:20Z</updated>
<author>
<name>Khan, Imran</name>
<email>kimran@codeaurora.org</email>
</author>
<published>2018-01-08T02:15:30Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=a3a093ae02e2ae81499ad9e78516dccd72906c25'/>
<id>urn:sha1:a3a093ae02e2ae81499ad9e78516dccd72906c25</id>
<content type='text'>
Add initial pinctrl driver to support pin configuration with
pinctrl framework for msm8998.

Signed-off-by: Imran Khan &lt;kimran@codeaurora.org&gt;
Acked-by: Rob Herring &lt;robh@kernel.org&gt;
[bjorn: Consolidated function groups]
Signed-off-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add ipq8074 pinctrl driver</title>
<updated>2017-06-29T13:12:40Z</updated>
<author>
<name>Varadarajan Narayanan</name>
<email>varada@codeaurora.org</email>
</author>
<published>2017-06-09T09:32:58Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=d2a2c80815edfeecb189e6fbef8c2f2421018568'/>
<id>urn:sha1:d2a2c80815edfeecb189e6fbef8c2f2421018568</id>
<content type='text'>
Add initial pinctrl driver to support pin configuration with
pinctrl framework for ipq8074.

Signed-off-by: Manoharan Vijaya Raghavan &lt;mraghava@codeaurora.org&gt;
Signed-off-by: Varadarajan Narayanan &lt;varada@codeaurora.org&gt;
Acked-by: Rob Herring &lt;robh@kernel.org&gt;
Acked-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add msm8994 pinctrl driver</title>
<updated>2016-11-04T22:55:36Z</updated>
<author>
<name>Michael Scott</name>
<email>michael.scott@linaro.org</email>
</author>
<published>2016-11-03T21:15:26Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=465e42180cd1065039c09df337efd0a58f007c50'/>
<id>urn:sha1:465e42180cd1065039c09df337efd0a58f007c50</id>
<content type='text'>
Initial pinctrl driver for QCOM msm8994 platforms.

In order to continue the initial board support for QCOM msm8994/msm8992
presented in patches from Jeremy McNicoll &lt;jeremymc@redhat.com&gt;, let's put
a proper pinctrl driver in place.

Currently, the DT for these platforms uses the msm8x74 pinctrl driver to
enable basic UART.  Beyond the first few pins the rest are different enough
to justify it's own driver.

Note: This driver is also used by QCOM's msm8992 platform as it's TLM block
is the same.

- Initial formatting and style was taken from the msm8x74 pinctrl driver
  added by Björn Andersson &lt;bjorn.andersson@linaro.org&gt;
- Data was then adjusted per QCOM MSM8994v2 documentation for Top Level
  Multiplexing
- Bindings documentation was based on qcom,msm8996-pinctrl.txt by
  Joonwoo Park &lt;joonwoop@codeaurora.org&gt; and then modified for msm8994
  content

Signed-off-by: Michael Scott &lt;michael.scott@linaro.org&gt;
Tested-by: Jeremy McNicoll &lt;jeremymc@redhat.com&gt;
Acked-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Acked-by: Rob Herring &lt;robh@kernel.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: qcom: Add support for MDM9615 TLMM</title>
<updated>2016-06-29T08:10:52Z</updated>
<author>
<name>Neil Armstrong</name>
<email>narmstrong@baylibre.com</email>
</author>
<published>2016-06-17T10:15:34Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=8b37e88c67bf7188f9d6d4def9f1207514b909a1'/>
<id>urn:sha1:8b37e88c67bf7188f9d6d4def9f1207514b909a1</id>
<content type='text'>
In order to support the Qualcomm MDM9615 SoC, add support for the TLMM
using the Qualcomm pinctrl generic driver.

Note: the pinctrl is partial, need Documentation to complete all the groups.

Signed-off-by: Neil Armstrong &lt;narmstrong@baylibre.com&gt;
Acked-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
Signed-off-by: Linus Walleij &lt;linus.walleij@linaro.org&gt;
</content>
</entry>
</feed>
