<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/drivers/net/ethernet/intel/e1000e/ich8lan.h, branch linux-4.3.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2015-08-05T23:53:47Z</updated>
<entry>
<title>e1000e: Cosmetic changes</title>
<updated>2015-08-05T23:53:47Z</updated>
<author>
<name>Raanan Avargil</name>
<email>raanan.avargil@intel.com</email>
</author>
<published>2015-07-06T13:58:54Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=d582891594104adeea89307ddd31b31bcf2d95fa'/>
<id>urn:sha1:d582891594104adeea89307ddd31b31bcf2d95fa</id>
<content type='text'>
1) Replace spaces with tab.
2) Move ich8lan related define to the proper context.

Signed-off-by: Raanan Avargil &lt;raanan.avargil@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: Bump the version to 3.2.5</title>
<updated>2015-06-03T11:13:39Z</updated>
<author>
<name>Yanir Lubetkin</name>
<email>yanirx.lubetkin@intel.com</email>
</author>
<published>2015-06-02T14:05:50Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=529498cde04537211cc3aa8f920c371b91c0f7d8'/>
<id>urn:sha1:529498cde04537211cc3aa8f920c371b91c0f7d8</id>
<content type='text'>
Bump the version to reflect the driver changes and bug fixes for i219.
Also update the copyright, while we are at it.

Signed-off-by: Yanir Lubetkin &lt;yanirx.lubetkin@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: fix legacy interrupt handling in i219</title>
<updated>2015-06-03T11:02:39Z</updated>
<author>
<name>Yanir Lubetkin</name>
<email>yanirx.lubetkin@intel.com</email>
</author>
<published>2015-06-02T14:05:42Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=ec945cfbbf918dd862d7574f9b75588ba1f4a729'/>
<id>urn:sha1:ec945cfbbf918dd862d7574f9b75588ba1f4a729</id>
<content type='text'>
This fix handles a hardware issue that prevented i219 from
working in legacy interrupts mode (IntMode=0)

Signed-off-by: Yanir Lubetkin &lt;yanirx.lubetkin@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: fix flush_desc_ring implementation</title>
<updated>2015-06-03T10:38:01Z</updated>
<author>
<name>Yanir Lubetkin</name>
<email>yanirx.lubetkin@intel.com</email>
</author>
<published>2015-06-02T14:05:38Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=ff9174291eddb3f42a1e9429f8b919bebc33533b'/>
<id>urn:sha1:ff9174291eddb3f42a1e9429f8b919bebc33533b</id>
<content type='text'>
The indication that a descriptor ring flush is required was read from
FEXTNVM7 by mistake. It should be read from the PCI config space.

Signed-off-by: Yanir Lubetkin &lt;yanirx.lubetkin@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: i219 fix unit hang on reset and runtime D3</title>
<updated>2015-06-03T10:10:20Z</updated>
<author>
<name>Yanir Lubetkin</name>
<email>yanirx.lubetkin@intel.com</email>
</author>
<published>2015-04-13T23:20:21Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=ad851fbb73a3d6564707281aa253418ef6aab878'/>
<id>urn:sha1:ad851fbb73a3d6564707281aa253418ef6aab878</id>
<content type='text'>
Unit hang may occur if multiple descriptors are available in the rings
during reset or runtime suspend. This state can be detected by testing
bit 8 in the FEXTNVM7 register. If this bit is set and there are pending
descriptors in one of the rings, we must flush them prior to reset. Same
applies entering runtime suspend.

Signed-off-by: Yanir Lubetkin &lt;yanirx.lubetkin@intel.com&gt;
Reviewed-by: Alexander Duyck &lt;alexander.h.duyck@redhat.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: initial support for i219</title>
<updated>2015-02-24T01:11:53Z</updated>
<author>
<name>David Ertman</name>
<email>david.m.ertman@intel.com</email>
</author>
<published>2015-02-10T09:10:43Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=79849ebc0e06d775f53d160bb1a63b000fa0947b'/>
<id>urn:sha1:79849ebc0e06d775f53d160bb1a63b000fa0947b</id>
<content type='text'>
i219 is the next-generation LOM that will be available on systems with the
Sunrise Point Platform Controller Hub (PCH) chipset from Intel.  This patch
provides the initial support for the device.

Signed-off-by: Dave Ertman &lt;david.m.ertman@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Tested-by: Carmen Edwards &lt;carmenx.edwards@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: Add support for EEE in Sx states</title>
<updated>2014-07-26T04:00:54Z</updated>
<author>
<name>David Ertman</name>
<email>david.m.ertman@intel.com</email>
</author>
<published>2014-07-11T06:20:51Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b4c1e6bf1c8522a6c6c8f29226a1e2cf126431df'/>
<id>urn:sha1:b4c1e6bf1c8522a6c6c8f29226a1e2cf126431df</id>
<content type='text'>
On I217 and newer hardware, EEE is enabled in the PHY by the software
when link is up and disabled by the hardware when link is lost.

To enable EEE in Sx (When both ends of the link support, and are enabled
for, EEE and 100Mbps), we need to disable LPLU and configure the PHY to
automatically enable EEE when link is up, since there will be no software
to complete the task.

To configure this in the PHY, the Auto Enable LPI bit in the Low Power
Idle GPIO Control register must be set.  For normal operation in S0, this
bit must be cleared.

Signed-off-by: Dave Ertman &lt;david.m.ertman@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: Fix issue with link flap on 82579</title>
<updated>2014-05-05T20:02:57Z</updated>
<author>
<name>David Ertman</name>
<email>davidx.m.ertman@intel.com</email>
</author>
<published>2014-05-01T01:22:26Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=7142a55c3c1fee89a60aa7b402c834b6b8afcb0a'/>
<id>urn:sha1:7142a55c3c1fee89a60aa7b402c834b6b8afcb0a</id>
<content type='text'>
Several customers have reported a link flap issue on 82579. The symptoms
are random and intermittent link losses when 82579 is connected to specific
link partners. Issue has been root caused as interoperability problem
between 82579 and at least some Broadcom PHYs in the Energy Efficient
Ethernet wake mechanism.

To fix the issue, we are disabling the Phase Locked Loop shutdown in 100M
Low Power Idle.  This solution will cause an increase of power in 100M EEE
link. It will cost additional 28mW in this specific mode.

Cc: Lukasz Adamczuk &lt;lukasz.adamczuk@intel.com&gt;
Signed-off-by: Dave Ertman &lt;davidx.m.ertman@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: Expand workaround for 10Mb HD throughput bug</title>
<updated>2014-05-05T19:54:39Z</updated>
<author>
<name>David Ertman</name>
<email>davidx.m.ertman@intel.com</email>
</author>
<published>2014-04-22T05:48:54Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=fbb9ab10a289ff28b70f53af302d119401960a39'/>
<id>urn:sha1:fbb9ab10a289ff28b70f53af302d119401960a39</id>
<content type='text'>
In commit 772d05c51c4f4896c120ad418b1e91144a2ac813 "e1000e: slow performance
between two 82579 connected via 10Mbit hub", a workaround was put into place
to address the overaggressive transmit behavior of 82579 parts when connecting
at 10Mbs half-duplex.

This same behavior is seen on i217 and i218 parts as well.  This patch expands
the original workaround to encompass these parts.

Signed-off-by: Dave Ertman &lt;davidx.m.ertman@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
<entry>
<title>e1000e: Fix SHRA register access for 82579</title>
<updated>2014-03-08T07:56:16Z</updated>
<author>
<name>David Ertman</name>
<email>davidx.m.ertman@intel.com</email>
</author>
<published>2014-03-05T07:50:46Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=96dee024ca4799d6d21588951240035c21ba1c67'/>
<id>urn:sha1:96dee024ca4799d6d21588951240035c21ba1c67</id>
<content type='text'>
Previous commit c3a0dce35af0 fixed an overrun for the RAR on i218 devices.
This commit also attempted to homogenize the RAR/SHRA access for all parts
accessed by the e1000e driver.  This change introduced an error for
assigning MAC addresses to guest OS's for 82579 devices.

Only RAR[0] is accessible to the driver for 82579 parts, and additional
addresses must be placed into the SHRA[L|H] registers.  The rar_entry_count
was changed in the previous commit to an inaccurate value that accounted
for all RAR and SHRA registers, not just the ones usable by the driver.

This patch fixes the count to the correct value and adjusts the
e1000_rar_set_pch2lan() function to user the correct index.

Cc: John Greene &lt;jogreene@redhat.com&gt;
Signed-off-by: Dave Ertman &lt;davidx.m.ertman@intel.com&gt;
Tested-by: Aaron Brown &lt;aaron.f.brown@intel.com&gt;
Signed-off-by: Jeff Kirsher &lt;jeffrey.t.kirsher@intel.com&gt;
</content>
</entry>
</feed>
