<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/drivers/gpu/drm/mediatek, branch linux-5.1.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.1.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-5.1.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2019-07-10T07:52:23Z</updated>
<entry>
<title>drm/mediatek: call mtk_dsi_stop() after mtk_drm_crtc_atomic_disable()</title>
<updated>2019-07-10T07:52:23Z</updated>
<author>
<name>Hsin-Yi Wang</name>
<email>hsinyi@chromium.org</email>
</author>
<published>2019-05-30T09:18:47Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=52d006fa3e35a341d38a2226372cb4af896229ca'/>
<id>urn:sha1:52d006fa3e35a341d38a2226372cb4af896229ca</id>
<content type='text'>
[ Upstream commit 2458d9d6d94be982b917e93c61a89b4426f32e31 ]

mtk_dsi_stop() should be called after mtk_drm_crtc_atomic_disable(), which
needs ovl irq for drm_crtc_wait_one_vblank(), since after mtk_dsi_stop() is
called, ovl irq will be disabled. If drm_crtc_wait_one_vblank() is called
after last irq, it will timeout with this message: "vblank wait timed out
on crtc 0". This happens sometimes when turning off the screen.

In drm_atomic_helper.c#disable_outputs(),
the calling sequence when turning off the screen is:

1. mtk_dsi_encoder_disable()
     --&gt; mtk_output_dsi_disable()
       --&gt; mtk_dsi_stop();  /* sometimes make vblank timeout in
                               atomic_disable */
       --&gt; mtk_dsi_poweroff();
2. mtk_drm_crtc_atomic_disable()
     --&gt; drm_crtc_wait_one_vblank();
     ...
       --&gt; mtk_dsi_ddp_stop()
         --&gt; mtk_dsi_poweroff();

mtk_dsi_poweroff() has reference count design, change to make
mtk_dsi_stop() called in mtk_dsi_poweroff() when refcount is 0.

Fixes: 0707632b5bac ("drm/mediatek: update DSI sub driver flow for sending commands to panel")
Signed-off-by: Hsin-Yi Wang &lt;hsinyi@chromium.org&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: clear num_pipes when unbind driver</title>
<updated>2019-07-10T07:52:23Z</updated>
<author>
<name>Hsin-Yi Wang</name>
<email>hsinyi@chromium.org</email>
</author>
<published>2019-05-29T10:25:55Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=7dd1a64b8f8ca8c5aea66c92d7f35fbd2181b22f'/>
<id>urn:sha1:7dd1a64b8f8ca8c5aea66c92d7f35fbd2181b22f</id>
<content type='text'>
[ Upstream commit a4cd1d2b016d5d043ab2c4b9c4ec50a5805f5396 ]

num_pipes is used for mutex created in mtk_drm_crtc_create(). If we
don't clear num_pipes count, when rebinding driver, the count will
be accumulated. From mtk_disp_mutex_get(), there can only be at most
10 mutex id. Clear this number so it starts from 0 in every rebind.

Fixes: 119f5173628a ("drm/mediatek: Add DRM Driver for Mediatek SoC MT8173.")
Signed-off-by: Hsin-Yi Wang &lt;hsinyi@chromium.org&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: call drm_atomic_helper_shutdown() when unbinding driver</title>
<updated>2019-07-10T07:52:23Z</updated>
<author>
<name>Hsin-Yi Wang</name>
<email>hsinyi@chromium.org</email>
</author>
<published>2019-05-29T10:25:54Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=815c6c19890fa962865e9fcec81917f43936d4c0'/>
<id>urn:sha1:815c6c19890fa962865e9fcec81917f43936d4c0</id>
<content type='text'>
[ Upstream commit cf49b24ffa62766f8f04cd1c4cf17b75d29b240a ]

shutdown all CRTC when unbinding drm driver.

Fixes: 119f5173628a ("drm/mediatek: Add DRM Driver for Mediatek SoC MT8173.")
Signed-off-by: Hsin-Yi Wang &lt;hsinyi@chromium.org&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: unbind components in mtk_drm_unbind()</title>
<updated>2019-07-10T07:52:23Z</updated>
<author>
<name>Hsin-Yi Wang</name>
<email>hsinyi@chromium.org</email>
</author>
<published>2019-05-29T10:25:53Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=e059430742dba6ef80ebf8bea9b070a1891536bd'/>
<id>urn:sha1:e059430742dba6ef80ebf8bea9b070a1891536bd</id>
<content type='text'>
[ Upstream commit f0fd848342802bc0f74620d387eead53e8905804 ]

Unbinding components (i.e. mtk_dsi and mtk_disp_ovl/rdma/color) will
trigger master(mtk_drm)'s .unbind(), and currently mtk_drm's unbind
won't actually unbind components. During the next bind,
mtk_drm_kms_init() is called, and the components are added back.

.unbind() should call mtk_drm_kms_deinit() to unbind components.

And since component_master_del() in .remove() will trigger .unbind(),
which will also unregister device, it's fine to remove original functions
called here.

Fixes: 119f5173628a ("drm/mediatek: Add DRM Driver for Mediatek SoC MT8173.")
Signed-off-by: Hsin-Yi Wang &lt;hsinyi@chromium.org&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: fix unbind functions</title>
<updated>2019-07-10T07:52:23Z</updated>
<author>
<name>Hsin-Yi Wang</name>
<email>hsinyi@chromium.org</email>
</author>
<published>2019-05-29T10:25:52Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=57d304784345db77090c08ac6fa8d70ee1969b68'/>
<id>urn:sha1:57d304784345db77090c08ac6fa8d70ee1969b68</id>
<content type='text'>
[ Upstream commit 8fd7a37b191f93737f6280a9b5de65f98acc12c9 ]

detatch panel in mtk_dsi_destroy_conn_enc(), since .bind will try to
attach it again.

Fixes: 2e54c14e310f ("drm/mediatek: Add DSI sub driver")
Signed-off-by: Hsin-Yi Wang &lt;hsinyi@chromium.org&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: no change parent rate in round_rate() for MT2701 hdmi phy</title>
<updated>2019-04-09T09:47:01Z</updated>
<author>
<name>Wangyan Wang</name>
<email>wangyan.wang@mediatek.com</email>
</author>
<published>2019-04-09T06:53:07Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=9ee76098a1b8ae21cccac641b735ee4d3a77bccf'/>
<id>urn:sha1:9ee76098a1b8ae21cccac641b735ee4d3a77bccf</id>
<content type='text'>
This is the third step to make MT2701 HDMI stable.
We should not change the rate of parent for hdmi phy when
doing round_rate for this clock. The parent clock of hdmi
phy must be the same as it. We change it when doing set_rate
only.

Signed-off-by: Wangyan Wang &lt;wangyan.wang@mediatek.com&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: using new factor for tvdpll for MT2701 hdmi phy</title>
<updated>2019-04-09T09:47:01Z</updated>
<author>
<name>Wangyan Wang</name>
<email>wangyan.wang@mediatek.com</email>
</author>
<published>2019-04-09T06:53:05Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=8eeb3946feeb00486ac0909e2309da87db8988a5'/>
<id>urn:sha1:8eeb3946feeb00486ac0909e2309da87db8988a5</id>
<content type='text'>
This is the second step to make MT2701 HDMI stable.
The factor depends on the divider of DPI in MT2701, therefore,
we should fix this factor to the right and new one.
Test: search ok

Signed-off-by: Wangyan Wang &lt;wangyan.wang@mediatek.com&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: remove flag CLK_SET_RATE_PARENT for MT2701 hdmi phy</title>
<updated>2019-04-09T09:47:01Z</updated>
<author>
<name>Wangyan Wang</name>
<email>wangyan.wang@mediatek.com</email>
</author>
<published>2019-04-09T06:53:03Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=827abdd024207146822f66ba3ba74867135866b9'/>
<id>urn:sha1:827abdd024207146822f66ba3ba74867135866b9</id>
<content type='text'>
This is the first step to make MT2701 hdmi stable.
The parent rate of hdmi phy had set by DPI driver.
We should not set or change the parent rate of MT2701 hdmi phy,
as a result we should remove the flags of "CLK_SET_RATE_PARENT"
from the clock of MT2701 hdmi phy.

Signed-off-by: Wangyan Wang &lt;wangyan.wang@mediatek.com&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: make implementation of recalc_rate() for MT2701 hdmi phy</title>
<updated>2019-04-09T09:46:54Z</updated>
<author>
<name>Wangyan Wang</name>
<email>wangyan.wang@mediatek.com</email>
</author>
<published>2019-04-09T06:53:06Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=321b628e6f5a3af999f75eadd373adbcb8b4cb1f'/>
<id>urn:sha1:321b628e6f5a3af999f75eadd373adbcb8b4cb1f</id>
<content type='text'>
Recalculate the rate of this clock, by querying hardware to
make implementation of recalc_rate() to match the definition.

Signed-off-by: Wangyan Wang &lt;wangyan.wang@mediatek.com&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
</content>
</entry>
<entry>
<title>drm/mediatek: fix the rate and divder of hdmi phy for MT2701</title>
<updated>2019-04-09T09:15:40Z</updated>
<author>
<name>Wangyan Wang</name>
<email>wangyan.wang@mediatek.com</email>
</author>
<published>2019-04-09T06:53:04Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=0c24613cda163dedfa229afc8eff6072e57fac8d'/>
<id>urn:sha1:0c24613cda163dedfa229afc8eff6072e57fac8d</id>
<content type='text'>
Due to a clerical error,there is one zero less for 12800000.
Fix it for 128000000
Fixes: 0fc721b2968e ("drm/mediatek: add hdmi driver for MT2701 and MT7623")

Signed-off-by: Wangyan Wang &lt;wangyan.wang@mediatek.com&gt;
Signed-off-by: CK Hu &lt;ck.hu@mediatek.com&gt;
</content>
</entry>
</feed>
