<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/drivers/gpu/drm/amd/include/asic_reg/dpcs, branch linux-6.18.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.18.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.18.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2024-04-26T21:22:40Z</updated>
<entry>
<title>drm/amd/display: Add missing debug registers for DCN2/3/3.1</title>
<updated>2024-04-26T21:22:40Z</updated>
<author>
<name>Rodrigo Siqueira</name>
<email>Rodrigo.Siqueira@amd.com</email>
</author>
<published>2024-04-09T20:35:19Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=71dfa617ea9f18e4585fe78364217cd32b1fc382'/>
<id>urn:sha1:71dfa617ea9f18e4585fe78364217cd32b1fc382</id>
<content type='text'>
This commit add some missing debug registers for DPCS and RDPC debug.

Signed-off-by: Rodrigo Siqueira &lt;Rodrigo.Siqueira@amd.com&gt;
Acked-by: Aurabindo Pillai &lt;aurabindo.pillai@amd.com&gt;
Tested-by: Daniel Wheeler &lt;daniel.wheeler@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/display: Add missing registers</title>
<updated>2024-04-10T02:06:16Z</updated>
<author>
<name>Rodrigo Siqueira</name>
<email>Rodrigo.Siqueira@amd.com</email>
</author>
<published>2024-03-22T19:56:26Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=be239684b18e1cdcafcf8c7face4a2f562c745ad'/>
<id>urn:sha1:be239684b18e1cdcafcf8c7face4a2f562c745ad</id>
<content type='text'>
Signed-off-by: Rodrigo Siqueira &lt;Rodrigo.Siqueira@amd.com&gt;
Acked-by: Roman Li &lt;roman.li@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: Add reg headers for DCN314</title>
<updated>2022-07-14T00:57:04Z</updated>
<author>
<name>Roman Li</name>
<email>roman.li@amd.com</email>
</author>
<published>2022-06-28T19:06:23Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=8955ff11f56e1596e9f80ff6fa8c48e53047654c'/>
<id>urn:sha1:8955ff11f56e1596e9f80ff6fa8c48e53047654c</id>
<content type='text'>
Register headers for the following IPs:
- DCN  3.1.4
- DPCS 3.1.4

v2:(squash) clean up (Alex)

Signed-off-by: Roman Li &lt;roman.li@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: fix file permissions on some files</title>
<updated>2022-07-13T15:25:18Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2022-07-12T13:22:23Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=0a94608f0f7de9b1135ffea3546afe68eafef57f'/>
<id>urn:sha1:0a94608f0f7de9b1135ffea3546afe68eafef57f</id>
<content type='text'>
Drop execute.

Bug: https://gitlab.freedesktop.org/drm/amd/-/issues/2085
Reviewed-by: Guchun Chen &lt;guchun.chen@amd.com&gt;
Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/include: add DCN 3.1.5 registers</title>
<updated>2022-02-18T19:07:00Z</updated>
<author>
<name>Qingqing Zhuo</name>
<email>qingqing.zhuo@amd.com</email>
</author>
<published>2022-01-27T02:52:11Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=5b723b12301272ed3c6c99c4ad8b43a520f880ea'/>
<id>urn:sha1:5b723b12301272ed3c6c99c4ad8b43a520f880ea</id>
<content type='text'>
Add DCN 3.1.5 and DPCS 4.2.2 register headers.

Signed-off-by: Qingqing Zhuo &lt;qingqing.zhuo@amd.com&gt;
Change-Id: I5588a1c422ae384cc76aa42380545dfc1aad1948
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/include: Add register headers for DCN 3.1.6</title>
<updated>2022-02-17T20:44:45Z</updated>
<author>
<name>Leo Li</name>
<email>sunpeng.li@amd.com</email>
</author>
<published>2022-01-27T17:06:53Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=64b14a184e83eb62ea0615e31a409956049d40e7'/>
<id>urn:sha1:64b14a184e83eb62ea0615e31a409956049d40e7</id>
<content type='text'>
Add register headers for the following IPs:
- DCN 3.1.6
- DPCS 4.2.3

Acked-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Leo Li &lt;sunpeng.li@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: move dpcs_3_0_3 headers from dcn to dpcs</title>
<updated>2022-02-07T23:03:50Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2022-02-03T18:04:46Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=4a5dc6c73dbec54648fe01af2f1818dc3ae90d5d'/>
<id>urn:sha1:4a5dc6c73dbec54648fe01af2f1818dc3ae90d5d</id>
<content type='text'>
To align with other headers.

Reviewed-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: move dpcs_3_0_0 headers from dcn to dpcs</title>
<updated>2022-02-07T23:03:50Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2022-02-03T17:52:21Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=68550cbc6129159b7a6434796b721e8b66ee12f6'/>
<id>urn:sha1:68550cbc6129159b7a6434796b721e8b66ee12f6</id>
<content type='text'>
To align with other headers.

Reviewed-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: add cyan_skillfish asic header files</title>
<updated>2021-09-29T21:30:00Z</updated>
<author>
<name>Zhan Liu</name>
<email>zhan.liu@amd.com</email>
</author>
<published>2021-09-25T07:51:08Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=0ad53fe3ae82443c74ff8cfd7bd13377cc1134a3'/>
<id>urn:sha1:0ad53fe3ae82443c74ff8cfd7bd13377cc1134a3</id>
<content type='text'>
This patch is to add cyan_skillfish asic header files.

Signed-off-by: Charlene Liu &lt;charlene.liu@amd.com&gt;
Signed-off-by: Zhan Liu &lt;zhan.liu@amd.com&gt;
Reviewed-by: Charlene Liu &lt;charlene.liu@amd.com&gt;
Acked-by: Jun Lei &lt;jun.lei@amd.com&gt;
Acked-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/display: Fix B0 USB-C DP Alt mode</title>
<updated>2021-09-23T19:17:30Z</updated>
<author>
<name>Liu, Zhan</name>
<email>Zhan.Liu@amd.com</email>
</author>
<published>2021-09-09T17:26:37Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=bdd1a21b52557ea8f61d0a5dc2f77151b576eb70'/>
<id>urn:sha1:bdd1a21b52557ea8f61d0a5dc2f77151b576eb70</id>
<content type='text'>
[Why]
Starting from B0, along with RDPCSTX, RDPCSPIPE registers are also used.

[How]
Make sure RDPCSPIPE registers are programmed correctly.

Reviewed-by: Charlene Liu &lt;charlene.liu@amd.com&gt;
Acked-by: Rodrigo Siqueira &lt;Rodrigo.Siqueira@amd.com&gt;
Signed-off-by: Zhan Liu &lt;Zhan.Liu@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
