<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt, branch linux-6.2.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.2.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.2.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2018-08-28T19:58:35Z</updated>
<entry>
<title>dt-bindings: riscv,cpu-intc: Cleanups from a missed review</title>
<updated>2018-08-28T19:58:35Z</updated>
<author>
<name>Palmer Dabbelt</name>
<email>palmer@sifive.com</email>
</author>
<published>2018-08-20T22:47:57Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=11f65ad111fa29de2d11929f773bf1e553d5b7c4'/>
<id>urn:sha1:11f65ad111fa29de2d11929f773bf1e553d5b7c4</id>
<content type='text'>
I managed to miss one of Rob's code reviews on the mailing list
&lt;http://lists.infradead.org/pipermail/linux-riscv/2018-August/001139.html&gt;.
The patch has already been merged, so I'm submitting a fixup.

Sorry!

Fixes: b67bc7cb4088 ("dt-bindings: interrupt-controller: RISC-V local interrupt controller")
Cc: Rob Herring &lt;robh@kernel.org&gt;
Cc: Christoph Hellwig &lt;hch@infradead.org&gt;
Cc: Karsten Merker &lt;merker@debian.org&gt;
Signed-off-by: Palmer Dabbelt &lt;palmer@sifive.com&gt;
</content>
</entry>
<entry>
<title>dt-bindings: interrupt-controller: RISC-V local interrupt controller</title>
<updated>2018-08-13T16:36:02Z</updated>
<author>
<name>Palmer Dabbelt</name>
<email>palmer@dabbelt.com</email>
</author>
<published>2017-06-27T05:07:50Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=b67bc7cb408816b94224a74dff9868d2a38bf30c'/>
<id>urn:sha1:b67bc7cb408816b94224a74dff9868d2a38bf30c</id>
<content type='text'>
Add documentation on the RISC-V local interrupt controller, which is a
per-hart interrupt controller that manages all interrupts entering a
RISC-V hart.  This interrupt controller is present on all RISC-V systems.

Signed-off-by: Palmer Dabbelt &lt;palmer@dabbelt.com&gt;
[hch: minor cleanups]
Signed-off-by: Christoph Hellwig &lt;hch@lst.de&gt;
Signed-off-by: Palmer Dabbelt &lt;palmer@sifive.com&gt;
</content>
</entry>
</feed>
