<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/Documentation/devicetree/bindings/interrupt-controller/loongarch,cpu-interrupt-controller.yaml, branch linux-6.2.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.2.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-6.2.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2022-11-26T11:54:11Z</updated>
<entry>
<title>dt-bindings: interrupt-controller: add yaml for LoongArch CPU interrupt controller</title>
<updated>2022-11-26T11:54:11Z</updated>
<author>
<name>Liu Peibao</name>
<email>liupeibao@loongson.cn</email>
</author>
<published>2022-11-14T11:38:24Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=6b2748ada244c7597e9b677a0bdda4e8781a8d8f'/>
<id>urn:sha1:6b2748ada244c7597e9b677a0bdda4e8781a8d8f</id>
<content type='text'>
Current LoongArch compatible CPUs support 14 CPU IRQs. We can describe how
the 14 IRQs are wired to the platform's internal interrupt controller by
devicetree.

Signed-off-by: Liu Peibao &lt;liupeibao@loongson.cn&gt;
Reviewed-by: Krzysztof Kozlowski &lt;krzysztof.kozlowski@linaro.org&gt;
Signed-off-by: Marc Zyngier &lt;maz@kernel.org&gt;
Link: https://lore.kernel.org/r/20221114113824.1880-3-liupeibao@loongson.cn
</content>
</entry>
</feed>
