<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/Documentation/devicetree/bindings/arm/omap/mpu.txt, branch linux-4.3.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2014-09-18T16:47:35Z</updated>
<entry>
<title>ARM: OMAP4+: Remove static iotable mappings for SRAM</title>
<updated>2014-09-18T16:47:35Z</updated>
<author>
<name>Rajendra Nayak</name>
<email>rnayak@ti.com</email>
</author>
<published>2014-09-10T16:04:04Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=1306c08a7cd7e6136490ab2bc728d2c39741003e'/>
<id>urn:sha1:1306c08a7cd7e6136490ab2bc728d2c39741003e</id>
<content type='text'>
In order to handle errata I688, a page of sram was reserved by doing a
static iotable map. Now that we use gen_pool to manage sram, we can
completely remove all of these static mappings and use gen_pool_alloc()
to get the one page of sram space needed to implement errata I688.
omap_bus_sync will be NOP until SRAM initialization happens.

Suggested-by: Sekhar Nori &lt;nsekhar@ti.com&gt;
Signed-off-by: Rajendra Nayak &lt;rnayak@ti.com&gt;
Signed-off-by: Dave Gerlach &lt;d-gerlach@ti.com&gt;
Signed-off-by: Tony Lindgren &lt;tony@atomide.com&gt;
</content>
</entry>
<entry>
<title>ARM: dts: doc: Document missing binding for omap5-mpu</title>
<updated>2013-12-03T05:35:23Z</updated>
<author>
<name>Sricharan R</name>
<email>r.sricharan@ti.com</email>
</author>
<published>2013-11-08T10:38:48Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=f1e8e3811486b858bcc7190477bc6e4ea8f3488c'/>
<id>urn:sha1:f1e8e3811486b858bcc7190477bc6e4ea8f3488c</id>
<content type='text'>
The binding and support for omap5-mpu which has a cortex-a15
smp core, gic and integrated L2 cache has been existing for sometime.
So Documenting the missing binding here.

Cc: Benoit Cousson &lt;bcousson@baylibre.com&gt;
Signed-off-by: Sricharan R &lt;r.sricharan@ti.com&gt;
Signed-off-by: Rob Herring &lt;rob.herring@calxeda.com&gt;
</content>
</entry>
<entry>
<title>arm/dts: OMAP3+: Add mpu, dsp and iva nodes</title>
<updated>2011-10-04T20:29:40Z</updated>
<author>
<name>Benoit Cousson</name>
<email>b-cousson@ti.com</email>
</author>
<published>2011-08-16T09:49:08Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=476b679a5d785d1244f6b43ad26877acf278cd18'/>
<id>urn:sha1:476b679a5d785d1244f6b43ad26877acf278cd18</id>
<content type='text'>
Add nodes for devices used by PM code (mpu, dsp, iva).

Add a cpus node as well as recommended in the DT spec.

Remove mpu, dsp, iva devices init if is populated.

Signed-off-by: Benoit Cousson &lt;b-cousson@ti.com&gt;
Acked-by: Grant Likely &lt;grant.likely@secretlab.ca&gt;
Cc: Kevin Hilman &lt;khilman@ti.com&gt;
</content>
</entry>
</feed>
