<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/Documentation/devicetree/bindings/arm/mrvl, branch linux-4.3.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.</subtitle>
<id>https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y</id>
<link rel='self' href='https://universe.0xinfinity.dev/distro/kernel/atom?h=linux-4.3.y'/>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/'/>
<updated>2014-02-22T20:43:49Z</updated>
<entry>
<title>ARM: MM: Add DT binding for Feroceon L2 cache</title>
<updated>2014-02-22T20:43:49Z</updated>
<author>
<name>Andrew Lunn</name>
<email>andrew@lunn.ch</email>
</author>
<published>2014-02-22T19:14:52Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=4b8f7a11c9fb680895e5079788653a59d6bdde16'/>
<id>urn:sha1:4b8f7a11c9fb680895e5079788653a59d6bdde16</id>
<content type='text'>
Instantiate the L2 cache from DT. Indicate in DT where the cache
control register is so that it is possible to enable/disable write
through on the CPU.

Signed-off-by: Andrew Lunn &lt;andrew@lunn.ch&gt;
Tested-by: Jason Gunthorpe &lt;jgunthorpe@obsidianresearch.com&gt;
Signed-off-by: Jason Cooper &lt;jason@lakedaemon.net&gt;
</content>
</entry>
<entry>
<title>ARM: cache: add dt support for tauros2 cache</title>
<updated>2012-08-16T08:16:50Z</updated>
<author>
<name>Chao Xie</name>
<email>xiechao.mail@gmail.com</email>
</author>
<published>2012-07-31T06:13:14Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=c2b7e05c753156dfba3240c59c400d557c5c8746'/>
<id>urn:sha1:c2b7e05c753156dfba3240c59c400d557c5c8746</id>
<content type='text'>
Signed-off-by: Chao Xie &lt;xiechao.mail@gmail.com&gt;
Signed-off-by: Haojian Zhuang &lt;haojian.zhuang@gmail.com&gt;
</content>
</entry>
<entry>
<title>ARM: Orion: DT support for IRQ and GPIO Controllers</title>
<updated>2012-07-27T14:48:14Z</updated>
<author>
<name>Andrew Lunn</name>
<email>andrew@lunn.ch</email>
</author>
<published>2012-06-27T11:40:04Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=278b45b06bf721b7cf5de67a0126786c60c720e6'/>
<id>urn:sha1:278b45b06bf721b7cf5de67a0126786c60c720e6</id>
<content type='text'>
Both IRQ and GPIO controllers can now be represented in DT.  The IRQ
controllers are setup first, and then the GPIO controllers. Interrupts
for GPIO lines are placed directly after the main interrupts in the
interrupt space.

Signed-off-by: Andrew Lunn &lt;andrew@lunn.ch&gt;
Acked-by: Sebastian Hesselbarth &lt;sebastian.hesselbarth@googlemail.com&gt;
Acked-by: Arnd Bergmann &lt;arnd@arndb.de&gt;
Tested-by: Josh Coombs &lt;josh.coombs@gmail.com&gt;
Tested-by: Simon Baatz &lt;gmbnomis@gmail.com&gt;
</content>
</entry>
<entry>
<title>Documentation: update docs for mmp dt</title>
<updated>2012-05-05T08:40:08Z</updated>
<author>
<name>Haojian Zhuang</name>
<email>haojian.zhuang@gmail.com</email>
</author>
<published>2012-04-27T08:21:08Z</published>
<link rel='alternate' type='text/html' href='https://universe.0xinfinity.dev/distro/kernel/commit/?id=ace1297f7222ec5d6a33f41e792a21e999551924'/>
<id>urn:sha1:ace1297f7222ec5d6a33f41e792a21e999551924</id>
<content type='text'>
Append interrupt controller and timer document for mmp. Updates
documents for gpio and i2c.

Signed-off-by: Haojian Zhuang &lt;haojian.zhuang@gmail.com&gt;
Acked-by: Arnd Bergmann &lt;arnd@arndb.de&gt;
</content>
</entry>
</feed>
